<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<refinement-file-root>
  <information comment-version="1" creation-time="Fri 18 Nov 2022 15:38:15 GMT" creator="greg" csCheck="true" save-ref-method="seq" tool-version="Cadence vManager21.09" rules-signature-c="d152dc23211529538fdfc0e8cb75f7ee">
    <ucm-files>
      <ucm-file domain="icc" modelCheckSum="1554954276" path="./out/run/coverage/merged/icc_5caeb824_0e88d528.ucm"></ucm-file>
    </ucm-files>
    <ccf-files>
      <ccf-file content="// Copyright lowRISC contributors.;// Licensed under the Apache License, Version 2.0, see LICENSE for details.;// SPDX-License-Identifier: Apache-2.0;;// Include our common coverage CCF.;include_ccf ${dv_root}/tools/xcelium/common.ccf;	/home/greg/work/ibex_area/ibex/vendor/lowrisc_ip/dv/tools/xcelium/common.ccf;	// Copyright lowRISC contributors.;	// Licensed under the Apache License, Version 2.0, see LICENSE for details.;	// SPDX-License-Identifier: Apache-2.0;	;	// Common coverage commands that apply to all DUTs.;	//;	// This coverge config file is provided by Xcelium and is located at:;	// ${XCELIUM_HOME}/tools/icc/include/all_coverage.ccf;	// Xcelium recommends including it, since it bundles together the common set of commands that enable;	// coverage collection on various design elements, that are otherwise turned off by default. We;	// maintain it locally with minor amends.;	;	// Enables expression coverage of various Verilog operators.;	set_expr_coverable_operators -all -event_or;	;	// Enables expression coverage of operators in various conditions and assignments.;	set_expr_coverable_statements -procassign -event_control -misc;	;	// Enables scoring of Verilog modules compiled with -v/-y or -libcell option but continues to;	// disable the scoring of Verilog modules defined with the 'celldefine compiler directive.;	set_libcell_scoring;	;	// Enables scoring of SystemVerilog continuous assignments, which is by disabled by default.;	set_assign_scoring;	;	// Scores branches together with block coverage.;	set_branch_scoring;	;	// Scores statements within a block.;	set_statement_scoring;	;	// Enables Toggle scoring and reporting of SystemVerilog enumerations and multidimensional static;	// arrays , vectors, packed union, modport and generate blocks.;	set_toggle_scoring -sv_enum enable_mda -sv_struct_with_enum -sv_modport -sv_mda 16 -sv_mda_of_struct -sv_generate -sv_packed_union;	;	// Enable toggle coverage only on ports.;	set_toggle_portsonly;	;	// Enable scoring of FSM arcs (state transitions).;	// TODO: re-enable this setting, temp disable due to #12544;	// set_fsm_arc_scoring;	;	// Include X-&gt;1|0 for toggle coverage collection. #10332;	set_toggle_includex;	;	// For ternary operator in default SOP mode;	set_expr_scoring -vlog_short_circuit;;// enable coverage on dut and below;;select_coverage -befts -module ${DUT_TOP}...;;// Black-box pre-verified IPs from coverage collection.;deselect_coverage -betfs -module pins_if;deselect_coverage -betfs -module clk_rst_if;deselect_coverage -betfs -module prim_alert_sender...;deselect_coverage -betfs -module prim_alert_receiver...;deselect_coverage -betfs -module prim_count...;deselect_coverage -betfs -module prim_esc_sender...;deselect_coverage -betfs -module prim_esc_receiver...;deselect_coverage -betfs -module prim_onehot_check...;deselect_coverage -betfs -module prim_prince...;deselect_coverage -betfs -module prim_lfsr...;;;// Black-box DV CDC module.;deselect_coverage -betfs -module prim_cdc_rand_delay;;// csr_assert_fpv is an auto-generated csr read assertion module. So only assertion coverage is;// meaningful to collect.;deselect_coverage -betf -module *csr_assert_fpv...;select_coverage -assert -module *csr_assert_fpv;;// Only enable assertion coverage;deselect_coverage -betf -module *tlul_assert...;select_coverage -assert -module *tlul_assert;;// Only collect toggle coverage on the DUT and the black-boxed IP (above) ports.;deselect_coverage -toggle -module ${DUT_TOP}...;select_coverage -toggle -module ${DUT_TOP};;select_coverage -toggle -module prim_alert_sender;select_coverage -toggle -module prim_alert_receiver;select_coverage -toggle -module prim_count;select_coverage -toggle -module prim_esc_sender;select_coverage -toggle -module prim_esc_receiver;select_coverage -toggle -module prim_onehot_check;select_coverage -toggle -module prim_prince;select_coverage -toggle -module prim_lfsr;" path="/home/greg/work/ibex_area/ibex/vendor/lowrisc_ip/dv/tools/xcelium/cover.ccf"></ccf-file>
    </ccf-files>
  </information>
  <rules>
    <rule ccType="type" ccfFlagsMask="37383508603842-42" domain="icc" entityName="prim_generic_ram_1p/2" entityType="top-expr" excTime="1668785743" file="4" im-checksum="755262156" line="39" name="exclude" packageName="worklib" reviewer="unknown" text="Width &gt; 312" ung="0" user="1" vscope="default"></rule>
    <rule ccType="type" ccfFlagsMask="37383508603842-42" domain="icc" entityName="prim_generic_ram_1p/3" entityType="top-expr" excTime="1668785743" file="4" im-checksum="755262156" line="43" name="exclude" packageName="worklib" reviewer="unknown" text="index &gt;= Depth" ung="0" user="1" vscope="default"></rule>
    <rule ccType="type" ccfFlagsMask="37383508603842-42" domain="icc" entityName="prim_generic_ram_1p/4" entityType="top-expr" excTime="1668785743" file="4" im-checksum="755262156" line="57" name="exclude" packageName="worklib" reviewer="unknown" text="Width &gt; 312" ung="0" user="1" vscope="default"></rule>
    <rule ccType="type" ccfFlagsMask="37383508603842-42" domain="icc" entityName="prim_generic_ram_1p/5" entityType="top-expr" excTime="1668785743" file="4" im-checksum="755262156" line="61" name="exclude" packageName="worklib" reviewer="unknown" text="index &gt;= Depth" ung="0" user="1" vscope="default"></rule>
    <rule ccType="type" ccfFlagsMask="37383504401346-42" domain="icc" entityName="prim_ram_1p_scr/4" entityType="top-expr" excTime="1668786252" file="3" im-checksum="1759367112" line="9" name="exclude" packageName="worklib" reviewer="unknown" text="! key_valid_i" ung="0" user="1" vscope="default"></rule>
    <rule ccType="type" ccfFlagsMask="37383504401346-42" domain="icc" entityName="prim_ram_1p_scr/5" entityType="top-expr" excTime="1668786254" file="3" im-checksum="1759367112" line="13" name="exclude" packageName="worklib" reviewer="unknown" text="DataKeyWidth != 128" ung="0" user="1" vscope="default"></rule>
    <rule ccType="type" ccfFlagsMask="37383504401346-42" domain="icc" entityName="prim_ram_1p_scr/6" entityType="top-expr" excTime="1668786255" file="3" im-checksum="1759367112" line="24" name="exclude" packageName="worklib" reviewer="unknown" text="! key_valid_i" ung="0" user="1" vscope="default"></rule>
    <rule ccType="type" ccfFlagsMask="37383504401346-42" domain="icc" entityName="prim_ram_1p_scr/7" entityType="top-expr" excTime="1668786257" file="3" im-checksum="1759367112" line="28" name="exclude" packageName="worklib" reviewer="unknown" text="NonceWidth &gt; 320" ung="0" user="1" vscope="default"></rule>
  </rules>
  <cache-map>
    <cache-entry key="0" value="/home/greg/work/ibex_area/ibex/rtl/ibex_decoder.sv"></cache-entry>
    <cache-entry key="1" value="greg"></cache-entry>
    <cache-entry key="2" value="/home/greg/work/ibex_area/ibex/rtl/ibex_alu.sv"></cache-entry>
    <cache-entry key="3" value="/home/greg/work/ibex_area/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_util_get_scramble_params.svh"></cache-entry>
    <cache-entry key="4" value="/home/greg/work/ibex_area/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_util_memload.svh"></cache-entry>
  </cache-map>
</refinement-file-root>
