

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5  --This is the VHDL for a 4 to 1 mux. S1 and S0 will select which of the
6  --4 inputs get passed to output Y
7  --The mux will be implemented using 2 concurrent (selected signal and
8  --conditional assignments) and 2 sequential (case and if/then/else)VHDL
9  --structures
10
11  ENTITY mux4to1 IS
12      PORT (A, B, C, D : IN STD_LOGIC;
13            S1, S0      : IN STD_LOGIC;
14            Y_sel       : OUT STD_LOGIC;
15            Y_cond      : OUT STD_LOGIC;
16            Y_case      : OUT STD_LOGIC;
17            Y_if        : OUT STD_LOGIC);
18  END mux4to1;
19
20  ARCHITECTURE behave OF mux4to1 IS
21      SIGNAL selects : STD_LOGIC_VECTOR(1 DOWNTO 0); --vector for the select signals
22  BEGIN
23      selects <= S1 & S0; --concatenate two signals into a bus
24
25      --This is the selected signal assignment
26      WITH selects SELECT
27          Y_sel <= A WHEN "00",
28                  B WHEN "01",
29                  C WHEN "10",
30                  D WHEN OTHERS;
31
32      --This is the conditional signal assignment
33      Y_cond <= A WHEN selects = "00" ELSE
34                B WHEN selects = "01" ELSE
35                C WHEN selects = "10" ELSE
36                D;
37
38      --This is the case. Case requires a process
39      PROCESS (selects, A, B, C, D ) is --sensitivity list should contain all signals
40          that are read in process
41      BEGIN
42          CASE selects IS
43              WHEN "00"    => Y_case <= A;
44              WHEN "01"    => Y_case <= B;
45              WHEN "10"    => Y_case <= C;
46              WHEN OTHERS => Y_case <= D;
47          END CASE;
48      END PROCESS;
49
50      --This is the if/then/else. IF requires a process
51      PROCESS (selects, A, B, C, D ) is --sensitivity list should contain all signals
52          that are read in process
53      BEGIN
54          IF      (selects = "00") THEN Y_if <= A;
55          ELSIF   (selects = "01") THEN Y_if <= B;
56          ELSIF   (selects = "10") THEN Y_if <= C;
57          ELSE    Y_if <= D;
58          END IF;
59      END PROCESS;
60  END behave;

```