```
library ieee;
     use ieee.std_logic_1164.all;
 2
 3
     use ieee.std_logic_unsigned.all;
 4
 5
     --This is the VHDL for a 4 to 1 mux. S1 and S0 will select which of the
     --4 inputs get passed to output Y
 7
     --The mux will be implemented using 2 concurrent (selected signal and
     --conditional assignments) and 2 sequential (case and if/then/else)VHDL
8
9
     --structures
10
11
     ENTITY mux4tol IS
12
         PORT (A, B, C, D : IN STD_LOGIC;
13
               S1, S0
                         : IN STD_LOGIC;
14
                Y_sel
                            : OUT STD_LOGIC;
15
                Y_cond
                            : OUT STD_LOGIC;
16
                Y_case
                            : OUT STD_LOGIC;
17
                Y if
                            : OUT STD_LOGIC);
18
    END mux4to1;
19
20
     ARCHITECTURE behave OF mux4tol IS
21
         SIGNAL selects : STD_LOGIC_VECTOR(1 DOWNTO 0); --vector for the select signals
22
     BEGIN
23
         selects <= S1 & S0; --concatenate two signals into a bus
24
25
    -- This is the selected signal assignment
26
         WITH selects SELECT
             Y_sel <= A WHEN "00",
27
28
                      B WHEN "01",
29
                      C WHEN "10",
                      D WHEN OTHERS;
30
31
32
     -- This is the conditional signal assignment
33
             Y_cond <= A WHEN selects = "00" ELSE
34
                       B WHEN selects = "01" ELSE
35
                       C WHEN selects = "10" ELSE
36
                       D;
37
38
     -- This is the case. Case requires a process
39
         PROCESS (selects, A, B, C, D ) is --sensitivity list should contain all signals
         that are read in process
40
             BEGIN
                 CASE selects IS
41
42
                     WHEN "00" => Y_case <= A;</pre>
43
                     WHEN "01"
                                => Y_case <= B;
44
                     WHEN "10" => Y_case <= C;</pre>
45
                     WHEN OTHERS => Y_case <= D;</pre>
46
                 END CASE;
47
             END PROCESS;
48
49
     --This is the if/then/else. IF requires a process
50
         PROCESS (selects, A, B, C, D ) is --sensitivity list should contain all signals
         that are read in process
51
             BEGIN
52
                       (selects = "00") THEN Y_if <= A;
                 IF
                 ELSIF (selects = "01") THEN Y_if <= B;</pre>
53
                 ELSIF (selects = "10") THEN Y_if <= C;</pre>
54
55
                 ELSE
                       Y_if <= D;
56
                 END IF;
57
             END PROCESS:
58
   END behave;
```