2 commits

Author	SHA1	Message	Date
Ryder Lee	936ceb12c5	clk: mediatek: update missing clock data for MT7622 audsys ... Add missing clock data 'CLK_AUDIO_AFE_CONN' for MT7622 audsys. Signed-off-by: Ryder Lee <ryder.lee@mediatek.com> Reviewed-by: Rob Herring <robh@kernel.org> Reviewed-by: Matthias Brugger <matthias.bgg@gmail.com> Signed-off-by: Stephen Boyd <sboyd@kernel.org>	2018-03-19 13:40:57 -07:00
Chen Zhong	bda921fad5	clk: mediatek: add clocks dt-bindings required header for MT7622 SoC ... Add the required header for the entire clocks dt-bindings exported from topckgen, apmixedsys, infracfg, pericfg, ethsys, pciesys, ssusbsys and audsys which could be found on MT7622 SoC. Signed-off-by: Chen Zhong <chen.zhong@mediatek.com> Signed-off-by: Sean Wang <sean.wang@mediatek.com> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>	2017-11-02 01:10:11 -07:00