mirror of
https://gitee.com/bianbu-linux/linux-6.6
synced 2025-07-10 00:33:22 -04:00
956fb85218
On OcteonTX2 platform CPT instruction enqueue and NIX packet send are only possible via LMTST operations which uses LDEOR instruction. This patch moves lmt flush function from OcteonTX2 nic driver to include/linux/soc since it will be used by OcteonTX2 CPT and NIC driver for LMTST. Signed-off-by: Suheil Chandran <schandran@marvell.com> Signed-off-by: Srujana Challa <schalla@marvell.com> Signed-off-by: Jakub Kicinski <kuba@kernel.org>
29 lines
870 B
C
29 lines
870 B
C
/* SPDX-License-Identifier: GPL-2.0-only
|
|
* Copyright (C) 2020 Marvell.
|
|
*/
|
|
|
|
#ifndef __SOC_OTX2_ASM_H
|
|
#define __SOC_OTX2_ASM_H
|
|
|
|
#if defined(CONFIG_ARM64)
|
|
/*
|
|
* otx2_lmt_flush is used for LMT store operation.
|
|
* On octeontx2 platform CPT instruction enqueue and
|
|
* NIX packet send are only possible via LMTST
|
|
* operations and it uses LDEOR instruction targeting
|
|
* the coprocessor address.
|
|
*/
|
|
#define otx2_lmt_flush(ioaddr) \
|
|
({ \
|
|
u64 result = 0; \
|
|
__asm__ volatile(".cpu generic+lse\n" \
|
|
"ldeor xzr, %x[rf], [%[rs]]" \
|
|
: [rf]"=r" (result) \
|
|
: [rs]"r" (ioaddr)); \
|
|
(result); \
|
|
})
|
|
#else
|
|
#define otx2_lmt_flush(ioaddr) ({ 0; })
|
|
#endif
|
|
|
|
#endif /* __SOC_OTX2_ASM_H */
|