mirror of
https://gitee.com/bianbu-linux/linux-6.6
synced 2025-04-24 14:07:52 -04:00
c4a05cf0ed
[ Upstream commit 7a92fc8b4d20680e4c20289a670d8fca2d1f2c1b ]
The pcpu setup when using the page allocator sets up a new vmalloc
mapping very early in the boot process, so early that it cannot use the
flush_cache_vmap() function which may depend on structures not yet
initialized (for example in riscv, we currently send an IPI to flush
other cpus TLB).
But on some architectures, we must call flush_cache_vmap(): for example,
in riscv, some uarchs can cache invalid TLB entries so we need to flush
the new established mapping to avoid taking an exception.
So fix this by introducing a new function flush_cache_vmap_early() which
is called right after setting the new page table entry and before
accessing this new mapping. This new function implements a local flush
tlb on riscv and is no-op for other architectures (same as today).
Signed-off-by: Alexandre Ghiti <alexghiti@rivosinc.com>
Acked-by: Geert Uytterhoeven <geert@linux-m68k.org>
Signed-off-by: Dennis Zhou <dennis@kernel.org>
Stable-dep-of: d9807d60c145 ("riscv: mm: execute local TLB flush after populating vmemmap")
Signed-off-by: Sasha Levin <sashal@kernel.org>
114 lines
3.9 KiB
C
114 lines
3.9 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
#ifndef __ASM_SH_CACHEFLUSH_H
|
|
#define __ASM_SH_CACHEFLUSH_H
|
|
|
|
#include <linux/mm.h>
|
|
|
|
/*
|
|
* Cache flushing:
|
|
*
|
|
* - flush_cache_all() flushes entire cache
|
|
* - flush_cache_mm(mm) flushes the specified mm context's cache lines
|
|
* - flush_cache_dup mm(mm) handles cache flushing when forking
|
|
* - flush_cache_page(mm, vmaddr, pfn) flushes a single page
|
|
* - flush_cache_range(vma, start, end) flushes a range of pages
|
|
*
|
|
* - flush_dcache_folio(folio) flushes(wback&invalidates) a folio for dcache
|
|
* - flush_icache_range(start, end) flushes(invalidates) a range for icache
|
|
* - flush_icache_pages(vma, pg, nr) flushes(invalidates) pages for icache
|
|
* - flush_cache_sigtramp(vaddr) flushes the signal trampoline
|
|
*/
|
|
extern void (*local_flush_cache_all)(void *args);
|
|
extern void (*local_flush_cache_mm)(void *args);
|
|
extern void (*local_flush_cache_dup_mm)(void *args);
|
|
extern void (*local_flush_cache_page)(void *args);
|
|
extern void (*local_flush_cache_range)(void *args);
|
|
extern void (*local_flush_dcache_folio)(void *args);
|
|
extern void (*local_flush_icache_range)(void *args);
|
|
extern void (*local_flush_icache_folio)(void *args);
|
|
extern void (*local_flush_cache_sigtramp)(void *args);
|
|
|
|
static inline void cache_noop(void *args) { }
|
|
|
|
extern void (*__flush_wback_region)(void *start, int size);
|
|
extern void (*__flush_purge_region)(void *start, int size);
|
|
extern void (*__flush_invalidate_region)(void *start, int size);
|
|
|
|
extern void flush_cache_all(void);
|
|
extern void flush_cache_mm(struct mm_struct *mm);
|
|
extern void flush_cache_dup_mm(struct mm_struct *mm);
|
|
extern void flush_cache_page(struct vm_area_struct *vma,
|
|
unsigned long addr, unsigned long pfn);
|
|
extern void flush_cache_range(struct vm_area_struct *vma,
|
|
unsigned long start, unsigned long end);
|
|
#define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 1
|
|
void flush_dcache_folio(struct folio *folio);
|
|
#define flush_dcache_folio flush_dcache_folio
|
|
static inline void flush_dcache_page(struct page *page)
|
|
{
|
|
flush_dcache_folio(page_folio(page));
|
|
}
|
|
|
|
extern void flush_icache_range(unsigned long start, unsigned long end);
|
|
#define flush_icache_user_range flush_icache_range
|
|
void flush_icache_pages(struct vm_area_struct *vma, struct page *page,
|
|
unsigned int nr);
|
|
#define flush_icache_pages flush_icache_pages
|
|
extern void flush_cache_sigtramp(unsigned long address);
|
|
|
|
struct flusher_data {
|
|
struct vm_area_struct *vma;
|
|
unsigned long addr1, addr2;
|
|
};
|
|
|
|
#define ARCH_HAS_FLUSH_ANON_PAGE
|
|
extern void __flush_anon_page(struct page *page, unsigned long);
|
|
|
|
static inline void flush_anon_page(struct vm_area_struct *vma,
|
|
struct page *page, unsigned long vmaddr)
|
|
{
|
|
if (boot_cpu_data.dcache.n_aliases && PageAnon(page))
|
|
__flush_anon_page(page, vmaddr);
|
|
}
|
|
|
|
#define ARCH_IMPLEMENTS_FLUSH_KERNEL_VMAP_RANGE 1
|
|
static inline void flush_kernel_vmap_range(void *addr, int size)
|
|
{
|
|
__flush_wback_region(addr, size);
|
|
}
|
|
static inline void invalidate_kernel_vmap_range(void *addr, int size)
|
|
{
|
|
__flush_invalidate_region(addr, size);
|
|
}
|
|
|
|
extern void copy_to_user_page(struct vm_area_struct *vma,
|
|
struct page *page, unsigned long vaddr, void *dst, const void *src,
|
|
unsigned long len);
|
|
|
|
extern void copy_from_user_page(struct vm_area_struct *vma,
|
|
struct page *page, unsigned long vaddr, void *dst, const void *src,
|
|
unsigned long len);
|
|
|
|
#define flush_cache_vmap(start, end) local_flush_cache_all(NULL)
|
|
#define flush_cache_vmap_early(start, end) do { } while (0)
|
|
#define flush_cache_vunmap(start, end) local_flush_cache_all(NULL)
|
|
|
|
#define flush_dcache_mmap_lock(mapping) do { } while (0)
|
|
#define flush_dcache_mmap_unlock(mapping) do { } while (0)
|
|
|
|
void kmap_coherent_init(void);
|
|
void *kmap_coherent(struct page *page, unsigned long addr);
|
|
void kunmap_coherent(void *kvaddr);
|
|
|
|
#define PG_dcache_clean PG_arch_1
|
|
|
|
void cpu_cache_init(void);
|
|
|
|
static inline void *sh_cacheop_vaddr(void *vaddr)
|
|
{
|
|
if (__in_29bit_mode())
|
|
vaddr = (void *)CAC_ADDR((unsigned long)vaddr);
|
|
return vaddr;
|
|
}
|
|
|
|
#endif /* __ASM_SH_CACHEFLUSH_H */
|