generated from rit-ecet-notes/new-course
Finish lecture 1
This commit is contained in:
parent
ac2b802998
commit
4d750abfc9
2 changed files with 14 additions and 2 deletions
|
@ -1,3 +1,4 @@
|
|||
# Lecture 1
|
||||
Design vs Implementation
|
||||
|
||||
Most of the previous courses are implementation-based. This course, and ESD I/II are primarily design based.
|
||||
|
@ -6,7 +7,7 @@ Do not simply code a solution. Design your solution first.
|
|||
|
||||
Research Open Source multichannel oscilloscope using an arduino
|
||||
|
||||
# Syllabus Overview
|
||||
## Syllabus Overview
|
||||
|
||||
We will spend a significant poriton of the courses on testbenches, due to the lack of coverage in previous courses.
|
||||
|
||||
|
@ -20,7 +21,7 @@ Attendance is optional.
|
|||
|
||||
There will be 3 exams, including the final. 1x 8.5"x11" sheet of handwritten notes is allowed.
|
||||
|
||||
# HDL Basics
|
||||
## HDL Basics
|
||||
|
||||
HDL = Hardware Description Language
|
||||
|
||||
|
@ -50,3 +51,14 @@ In lab, we will be working from the bare basics. We will implement an adder, the
|
|||
|
||||
|
||||
No lab for the first two weeks.
|
||||
|
||||
---
|
||||
|
||||
# Lecture 2
|
||||
|
||||
This professor enjoys analysing precisely what words mean. He also is pushing "climb-the-ladder" mindset.
|
||||
|
||||
Microprocessors contain memory, a program counter, and a series of instructions.
|
||||
FPGA's, by contrast, are staticly defined gates that will always perform the exact same programmed task.I see. That makes sense.
|
||||
|
||||
Microprocessors run 10x faster than an FPGA. However, FPGA's are more parallelised.
|
BIN
socFPGA.pdf
Normal file
BIN
socFPGA.pdf
Normal file
Binary file not shown.
Loading…
Add table
Reference in a new issue