github-mirrors/RPU
1
0
Fork 0
mirror of https://github.com/Domipheus/RPU.git synced 2025-04-26 14:57:11 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Clarify DooM timedemo score CPU speed

Browse source
This commit is contained in:
Colin Riley 2020-09-12 00:23:50 +01:00
parent 4b16f9bf6f
commit 200284e361
1 changed files with 3 additions and 1 deletions

4
README.md
View file

@ -3,7 +3,9 @@ Basic RISC-V CPU implementation in VHDL.
This is a RV32IMZcsr ISA CPU implementation, based off of my TPU CPU design. It is very simple, but has run rv32i-compiled GCC toolchain binaries at over 200MHz on a Digilent Arty S7-50 board, built with Xilinx Spartan 7 tools.
When used in the ArtyS7-RPU-SoC can run DooM timedemo3 at ~8fps, and boot operating systems such as Zephyr RTOS.
When used in the ArtyS7-RPU-SoC @ 100MHZ it can run DooM timedemo3 at ~8fps, and boot operating systems such as Zephyr RTOS.
The Wiki will have more in depth information: https://github.com/Domipheus/RPU/wiki
Please let me know if you are using any of the RPU design in your own projects! I am contactable on twitter @domipheus.