github-mirrors
Your window into the Elastic Stack
Updated 2026-09-22 17:06:28 -06:00
CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.
Updated 2026-09-22 12:41:06 -06:00
A browser based Pokémon fangame heavily inspired by the roguelite genre.
Updated 2026-09-22 06:44:58 -06:00
Base images for Immich containers
Updated 2026-09-22 06:26:07 -06:00
Self-hosted audiobook and podcast server
Updated 2026-09-21 16:02:46 -06:00
🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
asip
axi
cpu
embedded
fpga
microcontroller
neorv32
on-chip-debbuger
processor
risc-v
riscv
rtl
rtos
rv32
safety
soc
soft-core
system-on-chip
verilog
vhdl
Updated 2026-09-20 10:03:03 -06:00
Invidious companion for handling video streams - based on youtube.js
Updated 2026-09-19 10:38:40 -06:00