mirror of
https://github.com/lcbcFoo/ReonV.git
synced 2025-04-18 18:44:43 -04:00
Fix for target register mismatched len
This commit is contained in:
parent
c583fce996
commit
dc4d738bed
1 changed files with 1 additions and 1 deletions
|
@ -3662,7 +3662,7 @@ begin
|
|||
|
||||
-- Get rd and set write enable and other LEON3 signals
|
||||
rd_gen(r, de_inst, v.a.ctrl.wreg, v.a.ctrl.ld, de_rd, de_rexen);
|
||||
v.a.ctrl.rd := de_rd(4 downto 0);
|
||||
v.a.ctrl.rd(4 downto 0) := de_rd(4 downto 0);
|
||||
|
||||
-- No RISC-V FP unit
|
||||
-- fpbranch(de_inst, fpo.cc, de_fbranch);
|
||||
|
|
Loading…
Add table
Reference in a new issue