mirror of
https://github.com/lcbcFoo/ReonV.git
synced 2025-04-23 13:07:08 -04:00
358 lines
14 KiB
VHDL
358 lines
14 KiB
VHDL
------------------------------------------------------------------------------
|
|
-- This file is a part of the GRLIB VHDL IP LIBRARY
|
|
-- Copyright (C) 2003 - 2008, Gaisler Research
|
|
-- Copyright (C) 2008 - 2014, Aeroflex Gaisler
|
|
-- Copyright (C) 2015 - 2017, Cobham Gaisler
|
|
--
|
|
-- This program is free software; you can redistribute it and/or modify
|
|
-- it under the terms of the GNU General Public License as published by
|
|
-- the Free Software Foundation; either version 2 of the License, or
|
|
-- (at your option) any later version.
|
|
--
|
|
-- This program is distributed in the hope that it will be useful,
|
|
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
-- GNU General Public License for more details.
|
|
--
|
|
-- You should have received a copy of the GNU General Public License
|
|
-- along with this program; if not, write to the Free Software
|
|
-- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
-----------------------------------------------------------------------------
|
|
-- Entity: greth_gen
|
|
-- File: greth_gen.vhd
|
|
-- Author: Marko Isomaki
|
|
-- Description: Generic Ethernet MAC
|
|
------------------------------------------------------------------------------
|
|
library ieee;
|
|
library grlib;
|
|
use ieee.std_logic_1164.all;
|
|
use grlib.stdlib.all;
|
|
library techmap;
|
|
use techmap.gencomp.all;
|
|
library eth;
|
|
use eth.ethcomp.all;
|
|
|
|
entity greth_gen is
|
|
generic(
|
|
memtech : integer := 0;
|
|
ifg_gap : integer := 24;
|
|
attempt_limit : integer := 16;
|
|
backoff_limit : integer := 10;
|
|
mdcscaler : integer range 0 to 255 := 25;
|
|
enable_mdio : integer range 0 to 1 := 0;
|
|
fifosize : integer range 4 to 64 := 8;
|
|
nsync : integer range 1 to 2 := 2;
|
|
edcl : integer range 0 to 3 := 0;
|
|
edclbufsz : integer range 1 to 64 := 1;
|
|
macaddrh : integer := 16#00005E#;
|
|
macaddrl : integer := 16#000000#;
|
|
ipaddrh : integer := 16#c0a8#;
|
|
ipaddrl : integer := 16#0035#;
|
|
phyrstadr : integer range 0 to 31 := 0;
|
|
rmii : integer range 0 to 1 := 0;
|
|
oepol : integer range 0 to 1 := 0;
|
|
scanen : integer range 0 to 1 := 0;
|
|
ft : integer range 0 to 2 := 0;
|
|
edclft : integer range 0 to 2 := 0;
|
|
mdint_pol : integer range 0 to 1 := 0;
|
|
enable_mdint : integer range 0 to 1 := 0;
|
|
multicast : integer range 0 to 1 := 0;
|
|
edclsepahbg : integer range 0 to 1 := 0;
|
|
ramdebug : integer range 0 to 2 := 0;
|
|
maxsize : integer;
|
|
gmiimode : integer range 0 to 1 := 0
|
|
);
|
|
port(
|
|
rst : in std_ulogic;
|
|
clk : in std_ulogic;
|
|
--ahb mst in
|
|
hgrant : in std_ulogic;
|
|
hready : in std_ulogic;
|
|
hresp : in std_logic_vector(1 downto 0);
|
|
hrdata : in std_logic_vector(31 downto 0);
|
|
--ahb mst out
|
|
hbusreq : out std_ulogic;
|
|
hlock : out std_ulogic;
|
|
htrans : out std_logic_vector(1 downto 0);
|
|
haddr : out std_logic_vector(31 downto 0);
|
|
hwrite : out std_ulogic;
|
|
hsize : out std_logic_vector(2 downto 0);
|
|
hburst : out std_logic_vector(2 downto 0);
|
|
hprot : out std_logic_vector(3 downto 0);
|
|
hwdata : out std_logic_vector(31 downto 0);
|
|
--edcl ahb mst in
|
|
ehgrant : in std_ulogic;
|
|
ehready : in std_ulogic;
|
|
ehresp : in std_logic_vector(1 downto 0);
|
|
ehrdata : in std_logic_vector(31 downto 0);
|
|
--edcl ahb mst out
|
|
ehbusreq : out std_ulogic;
|
|
ehlock : out std_ulogic;
|
|
ehtrans : out std_logic_vector(1 downto 0);
|
|
ehaddr : out std_logic_vector(31 downto 0);
|
|
ehwrite : out std_ulogic;
|
|
ehsize : out std_logic_vector(2 downto 0);
|
|
ehburst : out std_logic_vector(2 downto 0);
|
|
ehprot : out std_logic_vector(3 downto 0);
|
|
ehwdata : out std_logic_vector(31 downto 0);
|
|
--apb slv in
|
|
psel : in std_ulogic;
|
|
penable : in std_ulogic;
|
|
paddr : in std_logic_vector(31 downto 0);
|
|
pwrite : in std_ulogic;
|
|
pwdata : in std_logic_vector(31 downto 0);
|
|
--apb slv out
|
|
prdata : out std_logic_vector(31 downto 0);
|
|
--irq
|
|
irq : out std_logic;
|
|
--ethernet input signals
|
|
rmii_clk : in std_ulogic;
|
|
tx_clk : in std_ulogic;
|
|
tx_dv : in std_ulogic;
|
|
rx_clk : in std_ulogic;
|
|
rxd : in std_logic_vector(3 downto 0);
|
|
rx_dv : in std_ulogic;
|
|
rx_er : in std_ulogic;
|
|
rx_col : in std_ulogic;
|
|
rx_en : in std_ulogic;
|
|
rx_crs : in std_ulogic;
|
|
mdio_i : in std_ulogic;
|
|
phyrstaddr : in std_logic_vector(4 downto 0);
|
|
mdint : in std_ulogic;
|
|
--ethernet output signals
|
|
reset : out std_ulogic;
|
|
txd : out std_logic_vector(3 downto 0);
|
|
tx_en : out std_ulogic;
|
|
tx_er : out std_ulogic;
|
|
mdc : out std_ulogic;
|
|
mdio_o : out std_ulogic;
|
|
mdio_oe : out std_ulogic;
|
|
--scantest
|
|
testrst : in std_ulogic;
|
|
testen : in std_ulogic;
|
|
testoen : in std_ulogic;
|
|
edcladdr : in std_logic_vector(3 downto 0);
|
|
edclsepahb : in std_ulogic;
|
|
edcldisable : in std_ulogic;
|
|
speed : out std_ulogic
|
|
);
|
|
end entity;
|
|
|
|
architecture rtl of greth_gen is
|
|
function getfifosize(edcl, fifosize, ebufsize : in integer) return integer is
|
|
begin
|
|
if (edcl = 1) then
|
|
return ebufsize;
|
|
else
|
|
return fifosize;
|
|
end if;
|
|
end function;
|
|
|
|
constant fabits : integer := log2(fifosize);
|
|
|
|
type szvct is array (0 to 6) of integer;
|
|
constant ebuf : szvct := (64, 128, 128, 256, 256, 256, 256);
|
|
constant eabits : integer := log2(edclbufsz) + 8;
|
|
constant bufsize : std_logic_vector(2 downto 0) :=
|
|
conv_std_logic_vector(log2(edclbufsz), 3);
|
|
constant ebufsize : integer := ebuf(log2(edclbufsz));
|
|
constant txfifosize : integer := getfifosize(edcl, fifosize, ebufsize);
|
|
constant txfabits : integer := log2(txfifosize);
|
|
|
|
--rx ahb fifo
|
|
signal rxrenable : std_ulogic;
|
|
signal rxraddress : std_logic_vector(10 downto 0);
|
|
signal rxwrite : std_ulogic;
|
|
signal rxwdata : std_logic_vector(31 downto 0);
|
|
signal rxwaddress : std_logic_vector(10 downto 0);
|
|
signal rxrdata : std_logic_vector(31 downto 0);
|
|
--tx ahb fifo
|
|
signal txrenable : std_ulogic;
|
|
signal txraddress : std_logic_vector(10 downto 0);
|
|
signal txwrite : std_ulogic;
|
|
signal txwdata : std_logic_vector(31 downto 0);
|
|
signal txwaddress : std_logic_vector(10 downto 0);
|
|
signal txrdata : std_logic_vector(31 downto 0);
|
|
--edcl buf
|
|
signal erenable : std_ulogic;
|
|
signal eraddress : std_logic_vector(15 downto 0);
|
|
signal ewritem : std_ulogic;
|
|
signal ewritel : std_ulogic;
|
|
signal ewaddressm : std_logic_vector(15 downto 0);
|
|
signal ewaddressl : std_logic_vector(15 downto 0);
|
|
signal ewdata : std_logic_vector(31 downto 0);
|
|
signal erdata : std_logic_vector(31 downto 0);
|
|
|
|
begin
|
|
ethc0: grethc
|
|
generic map(
|
|
ifg_gap => ifg_gap,
|
|
attempt_limit => attempt_limit,
|
|
backoff_limit => backoff_limit,
|
|
mdcscaler => mdcscaler,
|
|
enable_mdio => enable_mdio,
|
|
fifosize => fifosize,
|
|
nsync => nsync,
|
|
edcl => edcl,
|
|
edclbufsz => edclbufsz,
|
|
macaddrh => macaddrh,
|
|
macaddrl => macaddrl,
|
|
ipaddrh => ipaddrh,
|
|
ipaddrl => ipaddrl,
|
|
phyrstadr => phyrstadr,
|
|
rmii => rmii,
|
|
oepol => oepol,
|
|
scanen => scanen,
|
|
mdint_pol => mdint_pol,
|
|
enable_mdint => enable_mdint,
|
|
multicast => multicast,
|
|
edclsepahbg => edclsepahbg,
|
|
ramdebug => ramdebug,
|
|
maxsize => maxsize,
|
|
gmiimode => gmiimode
|
|
)
|
|
port map(
|
|
rst => rst,
|
|
clk => clk,
|
|
--ahb mst in
|
|
hgrant => hgrant,
|
|
hready => hready,
|
|
hresp => hresp,
|
|
hrdata => hrdata,
|
|
--ahb mst out
|
|
hbusreq => hbusreq,
|
|
hlock => hlock,
|
|
htrans => htrans,
|
|
haddr => haddr,
|
|
hwrite => hwrite,
|
|
hsize => hsize,
|
|
hburst => hburst,
|
|
hprot => hprot,
|
|
hwdata => hwdata,
|
|
--edcl ahb mst in
|
|
ehgrant => ehgrant,
|
|
ehready => ehready,
|
|
ehresp => ehresp,
|
|
ehrdata => ehrdata,
|
|
--edcl ahb mst out
|
|
ehbusreq => ehbusreq,
|
|
ehlock => ehlock,
|
|
ehtrans => ehtrans,
|
|
ehaddr => ehaddr,
|
|
ehwrite => ehwrite,
|
|
ehsize => ehsize,
|
|
ehburst => ehburst,
|
|
ehprot => ehprot,
|
|
ehwdata => ehwdata,
|
|
--apb slv in
|
|
psel => psel,
|
|
penable => penable,
|
|
paddr => paddr,
|
|
pwrite => pwrite,
|
|
pwdata => pwdata,
|
|
--apb slv out
|
|
prdata => prdata,
|
|
--irq
|
|
irq => irq,
|
|
--rx ahb fifo
|
|
rxrenable => rxrenable,
|
|
rxraddress => rxraddress,
|
|
rxwrite => rxwrite,
|
|
rxwdata => rxwdata,
|
|
rxwaddress => rxwaddress,
|
|
rxrdata => rxrdata,
|
|
--tx ahb fifo
|
|
txrenable => txrenable,
|
|
txraddress => txraddress,
|
|
txwrite => txwrite,
|
|
txwdata => txwdata,
|
|
txwaddress => txwaddress,
|
|
txrdata => txrdata,
|
|
--edcl buf
|
|
erenable => erenable,
|
|
eraddress => eraddress,
|
|
ewritem => ewritem,
|
|
ewritel => ewritel,
|
|
ewaddressm => ewaddressm,
|
|
ewaddressl => ewaddressl,
|
|
ewdata => ewdata,
|
|
erdata => erdata,
|
|
--ethernet input signals
|
|
rmii_clk => rmii_clk,
|
|
tx_clk => tx_clk,
|
|
tx_dv => tx_dv,
|
|
rx_clk => rx_clk,
|
|
rxd => rxd(3 downto 0),
|
|
rx_dv => rx_dv,
|
|
rx_er => rx_er,
|
|
rx_col => rx_col,
|
|
rx_en => rx_en,
|
|
rx_crs => rx_crs,
|
|
mdio_i => mdio_i,
|
|
phyrstaddr => phyrstaddr,
|
|
mdint => mdint,
|
|
--ethernet output signals
|
|
reset => reset,
|
|
txd => txd(3 downto 0),
|
|
tx_en => tx_en,
|
|
tx_er => tx_er,
|
|
mdc => mdc,
|
|
mdio_o => mdio_o,
|
|
mdio_oe => mdio_oe,
|
|
--scantest
|
|
testrst => testrst,
|
|
testen => testen,
|
|
testoen => testoen,
|
|
edcladdr => edcladdr,
|
|
edclsepahb => edclsepahb,
|
|
edcldisable => edcldisable,
|
|
speed => speed);
|
|
|
|
-------------------------------------------------------------------------------
|
|
-- FIFOS ----------------------------------------------------------------------
|
|
-------------------------------------------------------------------------------
|
|
nft : if ft = 0 generate
|
|
tx_fifo0 : syncram_2p generic map(tech => memtech, abits => txfabits,
|
|
dbits => 32, sepclk => 0)
|
|
port map(clk, txrenable, txraddress(txfabits-1 downto 0), txrdata, clk,
|
|
txwrite, txwaddress(txfabits-1 downto 0), txwdata);
|
|
|
|
rx_fifo0 : syncram_2p generic map(tech => memtech, abits => fabits,
|
|
dbits => 32, sepclk => 0)
|
|
port map(clk, rxrenable, rxraddress(fabits-1 downto 0), rxrdata, clk,
|
|
rxwrite, rxwaddress(fabits-1 downto 0), rxwdata);
|
|
end generate;
|
|
ft1 : if ft /= 0 generate
|
|
tx_fifo0 : syncram_2pft generic map(tech => memtech, abits => txfabits,
|
|
dbits => 32, sepclk => 0, ft => ft)
|
|
port map(clk, txrenable, txraddress(txfabits-1 downto 0), txrdata, clk,
|
|
txwrite, txwaddress(txfabits-1 downto 0), txwdata);
|
|
|
|
rx_fifo0 : syncram_2pft generic map(tech => memtech, abits => fabits,
|
|
dbits => 32, sepclk => 0, ft => ft)
|
|
port map(clk, rxrenable, rxraddress(fabits-1 downto 0), rxrdata, clk,
|
|
rxwrite, rxwaddress(fabits-1 downto 0), rxwdata);
|
|
end generate;
|
|
-------------------------------------------------------------------------------
|
|
-- EDCL buffer ram ------------------------------------------------------------
|
|
-------------------------------------------------------------------------------
|
|
edclramnft : if (edcl /= 0) and (edclft = 0) generate
|
|
r0 : syncram_2p generic map (memtech, eabits, 16) port map(
|
|
clk, erenable, eraddress(eabits-1 downto 0), erdata(31 downto 16), clk,
|
|
ewritem, ewaddressm(eabits-1 downto 0), ewdata(31 downto 16));
|
|
r1 : syncram_2p generic map (memtech, eabits, 16) port map(
|
|
clk, erenable, eraddress(eabits-1 downto 0), erdata(15 downto 0), clk,
|
|
ewritel, ewaddressl(eabits-1 downto 0), ewdata(15 downto 0));
|
|
end generate;
|
|
|
|
edclramft1 : if (edcl /= 0) and (edclft /= 0) generate
|
|
r0 : syncram_2p generic map (memtech, eabits, 16, 0, 0, ft) port map(
|
|
clk, erenable, eraddress(eabits-1 downto 0), erdata(31 downto 16), clk,
|
|
ewritem, ewaddressm(eabits-1 downto 0), ewdata(31 downto 16));
|
|
r1 : syncram_2p generic map (memtech, eabits, 16, 0, 0, ft) port map(
|
|
clk, erenable, eraddress(eabits-1 downto 0), erdata(15 downto 0), clk,
|
|
ewritel, ewaddressl(eabits-1 downto 0), ewdata(15 downto 0));
|
|
end generate;
|
|
|
|
end architecture;
|
|
|