mirror of
https://github.com/lcbcFoo/ReonV.git
synced 2025-04-18 18:44:43 -04:00
338 lines
7.5 KiB
Text
Executable file
338 lines
7.5 KiB
Text
Executable file
#
|
|
# Automatically generated make config: don't edit
|
|
#
|
|
|
|
#
|
|
# Synthesis
|
|
#
|
|
# CONFIG_SYN_INFERRED is not set
|
|
# CONFIG_SYN_AXCEL is not set
|
|
# CONFIG_SYN_AXDSP is not set
|
|
# CONFIG_SYN_PROASIC is not set
|
|
# CONFIG_SYN_PROASICPLUS is not set
|
|
# CONFIG_SYN_PROASIC3 is not set
|
|
# CONFIG_SYN_PROASIC3E is not set
|
|
# CONFIG_SYN_PROASIC3L is not set
|
|
# CONFIG_SYN_IGLOO is not set
|
|
# CONFIG_SYN_IGLOO2 is not set
|
|
# CONFIG_SYN_SF2 is not set
|
|
# CONFIG_SYN_RTG4 is not set
|
|
# CONFIG_SYN_FUSION is not set
|
|
# CONFIG_SYN_UT025CRH is not set
|
|
# CONFIG_SYN_UT130HBD is not set
|
|
# CONFIG_SYN_UT90NHBD is not set
|
|
# CONFIG_SYN_CYCLONEIII is not set
|
|
# CONFIG_SYN_STRATIX is not set
|
|
# CONFIG_SYN_STRATIXII is not set
|
|
# CONFIG_SYN_STRATIXIII is not set
|
|
# CONFIG_SYN_STRATIXIV is not set
|
|
# CONFIG_SYN_STRATIXV is not set
|
|
# CONFIG_SYN_ALTERA is not set
|
|
# CONFIG_SYN_ATC18 is not set
|
|
# CONFIG_SYN_ATC18RHA is not set
|
|
# CONFIG_SYN_CUSTOM1 is not set
|
|
# CONFIG_SYN_DARE is not set
|
|
# CONFIG_SYN_CMOS9SF is not set
|
|
# CONFIG_SYN_LATTICE is not set
|
|
# CONFIG_SYN_ECLIPSE is not set
|
|
# CONFIG_SYN_RH_LIB18T is not set
|
|
# CONFIG_SYN_RHUMC is not set
|
|
# CONFIG_SYN_RHS65 is not set
|
|
# CONFIG_SYN_SAED32 is not set
|
|
# CONFIG_SYN_SMIC13 is not set
|
|
# CONFIG_SYN_TM65GPLUS is not set
|
|
# CONFIG_SYN_TSMC90 is not set
|
|
# CONFIG_SYN_UMC is not set
|
|
CONFIG_SYN_ARTIX7=y
|
|
# CONFIG_SYN_KINTEX7 is not set
|
|
# CONFIG_SYN_SPARTAN3 is not set
|
|
# CONFIG_SYN_SPARTAN3E is not set
|
|
# CONFIG_SYN_SPARTAN6 is not set
|
|
# CONFIG_SYN_VIRTEX2 is not set
|
|
# CONFIG_SYN_VIRTEX4 is not set
|
|
# CONFIG_SYN_VIRTEX5 is not set
|
|
# CONFIG_SYN_VIRTEX6 is not set
|
|
# CONFIG_SYN_VIRTEX7 is not set
|
|
# CONFIG_SYN_ZYNQ7000 is not set
|
|
# CONFIG_SYN_INFER_RAM is not set
|
|
# CONFIG_SYN_INFER_PADS is not set
|
|
# CONFIG_SYN_NO_ASYNC is not set
|
|
# CONFIG_SYN_SCAN is not set
|
|
|
|
#
|
|
# Clock generation
|
|
#
|
|
# CONFIG_CLK_INFERRED is not set
|
|
# CONFIG_CLK_HCLKBUF is not set
|
|
# CONFIG_CLK_UT130HBD is not set
|
|
# CONFIG_CLK_ALTDLL is not set
|
|
# CONFIG_CLK_LATDLL is not set
|
|
# CONFIG_CLK_PRO3PLL is not set
|
|
# CONFIG_CLK_PRO3EPLL is not set
|
|
# CONFIG_CLK_PRO3LPLL is not set
|
|
# CONFIG_CLK_FUSPLL is not set
|
|
# CONFIG_CLK_LIB18T is not set
|
|
# CONFIG_CLK_RHUMC is not set
|
|
# CONFIG_CLK_DARE is not set
|
|
# CONFIG_CLK_SAED32 is not set
|
|
# CONFIG_CLK_EASIC45 is not set
|
|
# CONFIG_CLK_RHS65 is not set
|
|
# CONFIG_CLK_CLKPLLE2 is not set
|
|
# CONFIG_CLK_CLKDLL is not set
|
|
CONFIG_CLK_DCM=y
|
|
CONFIG_CLK_MUL=14
|
|
CONFIG_CLK_DIV=20
|
|
# CONFIG_PCI_CLKDLL is not set
|
|
# CONFIG_CLK_NOFB is not set
|
|
# CONFIG_PCI_SYSCLK is not set
|
|
|
|
#
|
|
# Processor
|
|
#
|
|
CONFIG_LEON3=y
|
|
CONFIG_PROC_NUM=1
|
|
# CONFIG_LEON3_MIN is not set
|
|
# CONFIG_LEON3_GP is not set
|
|
# CONFIG_LEON3_HP is not set
|
|
CONFIG_LEON3_CUSTOM=y
|
|
|
|
#
|
|
# Integer unit
|
|
#
|
|
CONFIG_IU_NWINDOWS=8
|
|
# CONFIG_IU_V8MULDIV is not set
|
|
# CONFIG_IU_BP is not set
|
|
# CONFIG_IU_SVT is not set
|
|
CONFIG_IU_LDELAY=1
|
|
CONFIG_IU_WATCHPOINTS=0
|
|
# CONFIG_PWD is not set
|
|
CONFIG_IU_RSTADDR=00000
|
|
# CONFIG_NP_ASI is not set
|
|
# CONFIG_WRPSR is not set
|
|
# CONFIG_ALTWIN is not set
|
|
# CONFIG_REX is not set
|
|
|
|
#
|
|
# Floating-point unit
|
|
#
|
|
# CONFIG_FPU_ENABLE is not set
|
|
|
|
#
|
|
# Cache system
|
|
#
|
|
CONFIG_ICACHE_ENABLE=y
|
|
# CONFIG_ICACHE_ASSO1 is not set
|
|
# CONFIG_ICACHE_ASSO2 is not set
|
|
# CONFIG_ICACHE_ASSO3 is not set
|
|
CONFIG_ICACHE_ASSO4=y
|
|
# CONFIG_ICACHE_SZ1 is not set
|
|
# CONFIG_ICACHE_SZ2 is not set
|
|
CONFIG_ICACHE_SZ4=y
|
|
# CONFIG_ICACHE_SZ8 is not set
|
|
# CONFIG_ICACHE_SZ16 is not set
|
|
# CONFIG_ICACHE_SZ32 is not set
|
|
# CONFIG_ICACHE_SZ64 is not set
|
|
# CONFIG_ICACHE_SZ128 is not set
|
|
# CONFIG_ICACHE_SZ256 is not set
|
|
# CONFIG_ICACHE_LZ16 is not set
|
|
CONFIG_ICACHE_LZ32=y
|
|
CONFIG_ICACHE_ALGORND=y
|
|
# CONFIG_ICACHE_ALGODIR is not set
|
|
# CONFIG_ICACHE_ALGOLRR is not set
|
|
# CONFIG_ICACHE_ALGOLRU is not set
|
|
# CONFIG_ICACHE_LOCK is not set
|
|
CONFIG_DCACHE_ENABLE=y
|
|
# CONFIG_DCACHE_ASSO1 is not set
|
|
# CONFIG_DCACHE_ASSO2 is not set
|
|
# CONFIG_DCACHE_ASSO3 is not set
|
|
CONFIG_DCACHE_ASSO4=y
|
|
# CONFIG_DCACHE_SZ1 is not set
|
|
# CONFIG_DCACHE_SZ2 is not set
|
|
CONFIG_DCACHE_SZ4=y
|
|
# CONFIG_DCACHE_SZ8 is not set
|
|
# CONFIG_DCACHE_SZ16 is not set
|
|
# CONFIG_DCACHE_SZ32 is not set
|
|
# CONFIG_DCACHE_SZ64 is not set
|
|
# CONFIG_DCACHE_SZ128 is not set
|
|
# CONFIG_DCACHE_SZ256 is not set
|
|
# CONFIG_DCACHE_LZ16 is not set
|
|
CONFIG_DCACHE_LZ32=y
|
|
CONFIG_DCACHE_ALGORND=y
|
|
# CONFIG_DCACHE_ALGODIR is not set
|
|
# CONFIG_DCACHE_ALGOLRR is not set
|
|
# CONFIG_DCACHE_ALGOLRU is not set
|
|
# CONFIG_DCACHE_LOCK is not set
|
|
# CONFIG_DCACHE_SNOOP is not set
|
|
CONFIG_CACHE_FIXED=0
|
|
|
|
#
|
|
# MMU
|
|
#
|
|
CONFIG_MMU_ENABLE=y
|
|
CONFIG_MMU_COMBINED=y
|
|
# CONFIG_MMU_SPLIT is not set
|
|
# CONFIG_MMU_REPARRAY is not set
|
|
CONFIG_MMU_REPINCREMENT=y
|
|
# CONFIG_MMU_I2 is not set
|
|
# CONFIG_MMU_I4 is not set
|
|
CONFIG_MMU_I8=y
|
|
# CONFIG_MMU_I16 is not set
|
|
# CONFIG_MMU_I32 is not set
|
|
# CONFIG_MMU_I64 is not set
|
|
CONFIG_MMU_PAGE_4K=y
|
|
# CONFIG_MMU_PAGE_8K is not set
|
|
# CONFIG_MMU_PAGE_16K is not set
|
|
# CONFIG_MMU_PAGE_32K is not set
|
|
# CONFIG_MMU_PAGE_PROG is not set
|
|
|
|
#
|
|
# Debug Support Unit
|
|
#
|
|
CONFIG_DSU_ENABLE=y
|
|
CONFIG_DSU_ITRACE=y
|
|
CONFIG_DSU_ITRACESZ1=y
|
|
# CONFIG_DSU_ITRACESZ2 is not set
|
|
# CONFIG_DSU_ITRACESZ4 is not set
|
|
# CONFIG_DSU_ITRACESZ8 is not set
|
|
# CONFIG_DSU_ITRACESZ16 is not set
|
|
# CONFIG_DSU_ITRACE_2P is not set
|
|
# CONFIG_DSU_ATRACE is not set
|
|
# CONFIG_STAT_ENABLE is not set
|
|
|
|
#
|
|
# Fault-tolerance
|
|
#
|
|
|
|
#
|
|
# VHDL debug settings
|
|
#
|
|
# CONFIG_IU_DISAS is not set
|
|
# CONFIG_DEBUG_PC32 is not set
|
|
|
|
#
|
|
# AMBA configuration
|
|
#
|
|
CONFIG_AHB_DEFMST=0
|
|
CONFIG_AHB_RROBIN=y
|
|
# CONFIG_AHB_SPLIT is not set
|
|
CONFIG_AHB_FPNPEN=y
|
|
CONFIG_AHB_IOADDR=FFF
|
|
CONFIG_APB_HADDR=800
|
|
CONFIG_AHB_MON=y
|
|
# CONFIG_AHB_MONERR is not set
|
|
# CONFIG_AHB_MONWAR is not set
|
|
# CONFIG_AHB_DTRACE is not set
|
|
|
|
#
|
|
# Debug Link
|
|
#
|
|
CONFIG_DSU_UART=y
|
|
CONFIG_DSU_JTAG=y
|
|
CONFIG_DSU_ETH=y
|
|
# CONFIG_DSU_ETHSZ1 is not set
|
|
CONFIG_DSU_ETHSZ2=y
|
|
# CONFIG_DSU_ETHSZ4 is not set
|
|
# CONFIG_DSU_ETHSZ8 is not set
|
|
# CONFIG_DSU_ETHSZ16 is not set
|
|
CONFIG_DSU_IPMSB=C0A8
|
|
CONFIG_DSU_IPLSB=0033
|
|
CONFIG_DSU_ETHMSB=020000
|
|
CONFIG_DSU_ETHLSB=000000
|
|
CONFIG_DSU_ETH_PROG=y
|
|
# CONFIG_DSU_ETH_DIS is not set
|
|
|
|
#
|
|
# Peripherals
|
|
#
|
|
|
|
#
|
|
# Memory controllers
|
|
#
|
|
|
|
#
|
|
# DDR2 SDRAM controller
|
|
#
|
|
CONFIG_DDR2SP=y
|
|
CONFIG_DDR2SP_INIT=y
|
|
# CONFIG_DDR2SP_NOSYNC is not set
|
|
CONFIG_DDR2SP_FREQ=140
|
|
CONFIG_DDR2SP_TRFC=130
|
|
CONFIG_DDR2SP_COL=10
|
|
CONFIG_DDR2SP_MBYTE=128
|
|
CONFIG_DDR2SP_DATAWIDTH=16
|
|
# CONFIG_DDR2SP_FTEN is not set
|
|
CONFIG_DDR2SP_DELAY0=0
|
|
CONFIG_DDR2SP_DELAY1=0
|
|
CONFIG_DDR2SP_DELAY2=0
|
|
CONFIG_DDR2SP_DELAY3=0
|
|
CONFIG_DDR2SP_DELAY4=0
|
|
CONFIG_DDR2SP_DELAY5=0
|
|
CONFIG_DDR2SP_DELAY6=0
|
|
CONFIG_DDR2SP_DELAY7=0
|
|
|
|
#
|
|
# MIG 7-Series memory controller
|
|
#
|
|
# CONFIG_MIG_7SERIES is not set
|
|
# CONFIG_MIG_7SERIES_MODEL is not set
|
|
|
|
#
|
|
# On-chip RAM/ROM
|
|
#
|
|
CONFIG_AHBROM_ENABLE=y
|
|
CONFIG_AHBROM_START=000
|
|
# CONFIG_AHBROM_PIPE is not set
|
|
# CONFIG_AHBRAM_ENABLE is not set
|
|
|
|
#
|
|
# Ethernet
|
|
#
|
|
CONFIG_GRETH_ENABLE=y
|
|
# CONFIG_GRETH_GIGA is not set
|
|
# CONFIG_GRETH_FIFO4 is not set
|
|
CONFIG_GRETH_FIFO8=y
|
|
# CONFIG_GRETH_FIFO16 is not set
|
|
# CONFIG_GRETH_FIFO32 is not set
|
|
# CONFIG_GRETH_FIFO64 is not set
|
|
|
|
#
|
|
# UARTs, timers and irq control
|
|
#
|
|
CONFIG_UART1_ENABLE=y
|
|
# CONFIG_UA1_FIFO1 is not set
|
|
CONFIG_UA1_FIFO2=y
|
|
# CONFIG_UA1_FIFO4 is not set
|
|
# CONFIG_UA1_FIFO8 is not set
|
|
# CONFIG_UA1_FIFO16 is not set
|
|
# CONFIG_UA1_FIFO32 is not set
|
|
# CONFIG_IRQ3_ENABLE is not set
|
|
# CONFIG_GPT_ENABLE is not set
|
|
CONFIG_GRGPIO_ENABLE=y
|
|
CONFIG_GRGPIO_WIDTH=8
|
|
CONFIG_GRGPIO_IMASK=0000
|
|
|
|
#
|
|
# SPI
|
|
#
|
|
|
|
#
|
|
# SPI memory controller
|
|
#
|
|
CONFIG_SPIMCTRL=y
|
|
CONFIG_SPIMCTRL_READCMD=0B
|
|
# CONFIG_SPIMCTRL_DUMMYBYTE is not set
|
|
# CONFIG_SPIMCTRL_DUALOUTPUT is not set
|
|
CONFIG_SPIMCTRL_OFFSET=0
|
|
CONFIG_SPIMCTRL_SCALER=2
|
|
CONFIG_SPIMCTRL_ASCALER=2
|
|
CONFIG_SPIMCTRL_PWRUPCNT=0
|
|
|
|
#
|
|
# Partial Reconfiguration
|
|
#
|
|
# CONFIG_PARTIAL is not set
|
|
|
|
#
|
|
# VHDL Debugging
|
|
#
|
|
CONFIG_DEBUG_UART=y
|