mirror of
https://github.com/SpinalHDL/VexRiscv.git
synced 2025-04-24 22:17:05 -04:00
#60 Fix software model. Forgot physical address for on RVC instruction
This commit is contained in:
parent
29980016f3
commit
1a36f2689d
1 changed files with 1 additions and 1 deletions
|
@ -930,7 +930,7 @@ public:
|
|||
trap(0, 4, address);
|
||||
} else {
|
||||
if(v2p(address, &pAddr, READ)){ trap(0, 13, address); return; }
|
||||
if(dRead(address, 4, &data)) {
|
||||
if(dRead(pAddr, 4, &data)) {
|
||||
trap(0, 5, address);
|
||||
} else {
|
||||
rfWrite(i16_addr2, data); pcWrite(pc + 2);
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue