github-mirrors/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-04-24 22:17:05 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

Disable memory2Stage by default.

Browse source
This commit is contained in:
Tom Verbeure 2019-05-07 07:04:05 -07:00
parent 89de3fe5ae
commit 39471ed29c
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
src/main/scala/vexriscv/VexRiscv.scala
View file

@ -20,7 +20,7 @@ object VexRiscvConfig{
case class VexRiscvConfig(){
var withMemoryStage = true
var withMemory2Stage = true
var withMemory2Stage = false
var withWriteBackStage = true
val plugins = ArrayBuffer[Plugin[VexRiscv]]()