github-mirrors/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-04-24 05:57:07 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

Fix InstructionCache Bmb bridge

Browse source
This commit is contained in:
Charles Papon 2019-05-22 19:03:26 +02:00
parent 9b49638654
commit f6f94ad7c1
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
src/main/scala/vexriscv/ip/InstructionCache.scala
View file

@ -254,7 +254,7 @@ case class InstructionCacheMemBus(p : InstructionCacheConfig) extends Bundle wit
bus.cmd.arbitrationFrom(cmd)
bus.cmd.opcode := Bmb.Cmd.Opcode.READ
bus.cmd.address := cmd.address.resized
bus.cmd.length := (1 << p.bytePerLine) - 1
bus.cmd.length := p.bytePerLine - 1
bus.cmd.last := True
rsp.valid := bus.rsp.valid
rsp.data := bus.rsp.data