github-mirrors/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-04-20 03:57:06 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Commit graph

  • 1017b316b8 version++ Dolu1990 2021-06-15 15:59:09 +02:00
  • d67fe72de9 Merge branch 'dev' Dolu1990 2021-06-15 15:54:13 +02:00
  • 1497001ebd Update FpuTest with the new rs1/rs2 store mapping Dolu1990 2021-06-09 13:37:31 +02:00
  • 1ee45eeb0a More named signals Dolu1990 2021-06-09 11:27:18 +02:00
  • 0e89ebeced Improve FPU rs1 timings Dolu1990 2021-06-09 11:26:58 +02:00
  • e1e1be5797 exception code can now be bigger than 4 bits Dolu1990 2021-06-08 12:19:08 +02:00
  • 646911a373 Fix pmp write when there is hazard due to the register file. Dolu1990 2021-06-07 17:30:47 +02:00
  • 87f100dac1
         Merge pull request #174 from lindemer/new_pmp Dolu1990 2021-06-03 20:16:34 +02:00
  • 156a84e76f Fix PMP FSM halting logic Samuel Lindemer 2021-06-03 13:12:55 +02:00
  • 342b06128f Combine all the PMP logic into one FSM Samuel Lindemer 2021-06-02 16:39:52 +02:00
  • 2a4ca0b249 PMP CSR writes occur in execute stage Samuel Lindemer 2021-06-02 16:01:30 +02:00
  • 6cde5f9315 Better doc about iorange Dolu1990 2021-06-02 10:27:46 +02:00
  • 0272d66971 Fix CsrPlugin.redoInterface priority Dolu1990 2021-05-28 16:20:43 +02:00
  • 3a4ab7ad51 Un-pend PMP CSR writes on pipeline flushes Samuel Lindemer 2021-05-28 16:17:19 +02:00
  • 4bdeb7731b Merge branch 'new_pmp' of github.com:lindemer/VexRiscv into new_pmp Samuel Lindemer 2021-05-28 14:00:07 +02:00
  • 243d0ec664 Clarify PMP section in README Samuel Lindemer 2021-05-28 13:59:59 +02:00
  • d49f8d1b58
         Merge branch 'dev' into new_pmp Samuel Lindemer 2021-05-28 13:56:15 +02:00
  • 24a534acff All tests passing on new PMP plugin Samuel Lindemer 2021-05-28 13:54:55 +02:00
  • 4490254d3d Csr/Mmu ensure implement that SFENCE_VMA flush the next instructions SAT flush reworked a bit too Dolu1990 2021-05-28 13:35:52 +02:00
  • 4a2dc0ff5f Fix granularity control Samuel Lindemer 2021-05-27 15:50:45 +02:00
  • 6471014131 Simplify pmpcfg encoding Samuel Lindemer 2021-05-27 14:34:51 +02:00
  • 4b0763b43d CsrPlugin.csrMapping now give names to inner signals Dolu1990 2021-05-27 10:40:55 +02:00
  • a5f66623b7 Add an "allow" property to individual CSRs Samuel Lindemer 2021-05-26 16:34:51 +02:00
  • 61f68f0729 Refactor for new CSR API (PMP reads still broken) Samuel Lindemer 2021-05-26 15:29:27 +02:00
  • 6066d8bc26 CsrPlugin add API to implement CSR in a decoupled way. (very low level api) #174 Dolu1990 2021-05-26 11:44:46 +02:00
  • 72328e7bc4 Arty now has RVC enabled ! Dolu1990 2021-05-25 15:57:38 +02:00
  • 2de35e6116
         Merge pull request #184 from allexoll/master Dolu1990 2021-05-17 23:42:55 +02:00
  • 8122cc9b5e fixed priority of == & != as seemed logical to get less warnings when building Alexis Marquet 2021-05-17 18:51:33 +02:00
  • 1c3b9e93a2
         Merge pull request #182 from rdolbeau/extra_config Dolu1990 2021-05-12 13:54:27 +02:00
  • 91195b1a0a
         Merge pull request #181 from pipsoft/master Dolu1990 2021-05-12 13:51:17 +02:00
  • fe739b907a Bench DecoderPlugin Dolu1990 2021-05-10 10:47:09 +02:00
  • 1bd33a369e Make the [ID]TLB size configurable from Litex Romain Dolbeau 2021-05-08 07:37:55 -04:00
  • 5a7c71259d Removes PDF and xilinx-xc7.cfg and jtagspi.cfg. Enhances README.md to find in OpenOCD. Frank Poppen 2021-05-06 17:31:40 +02:00
  • 47110a97a3 Updates two missed issues with nativeJtag documentation from previous commit. Frank Poppen 2021-05-06 08:49:11 +02:00
  • ac1a6715d7 Improves the documentation for nativeJtag about Murax with BSCANE2 and OpenOCD. Frank Poppen 2021-05-06 08:44:05 +02:00
  • e78c0546a0 fix #178 Dolu1990 2021-05-04 21:09:42 +02:00
  • 5dd7e6e065
         Merge pull request #179 from Pradeep2004/master Dolu1990 2021-05-04 16:11:22 +02:00
  • b1fd24665e
         Update Readme Pradeep2004 2021-05-03 17:34:50 +02:00
  • f1d7c294ee
         Update usb_connect.cfg Dolu1990 2021-05-03 10:59:32 +02:00
  • a34d6ffb83
         update doc/nativeJtag/usb_connect.cfg Dolu1990 2021-05-03 10:59:21 +02:00
  • f35d5cd2ba
         Merge pull request #177 from Pradeep2004/master Dolu1990 2021-05-03 10:58:24 +02:00
  • 1470069dbd
         Create soc_init.cfg Pradeep2004 2021-04-30 23:15:58 +02:00
  • d194867b19
         Create usb_connect.cfg Pradeep2004 2021-04-30 23:14:50 +02:00
  • 2a5bf9e993
         Delete Readme Pradeep2004 2021-04-30 22:57:59 +02:00
  • 6ca917b5cc
         Debugging Murax SoC without using Jtag Adapter Pradeep2004 2021-04-30 22:56:47 +02:00
  • d4ab5e971b
         Debugging Murax SoC without using Jtag Adapter Pradeep2004 2021-04-30 22:55:18 +02:00
  • d72e9fad3f
         Delete nativeJtag Pradeep2004 2021-04-30 22:44:22 +02:00
  • fb8694aa8d
         Create nativeJtag Pradeep2004 2021-04-30 22:43:37 +02:00
  • 334df7010c
         debugging Murax SoC without Jtag Adapter Pradeep2004 2021-04-30 22:37:26 +02:00
  • d15f358b44
         Update Readme Pradeep2004 2021-04-30 22:35:41 +02:00
  • ff2b7c64a4
         Debugging Murax SoC without JTAG Adapter Pradeep2004 2021-04-30 17:46:16 +02:00
  • f10f9246dd
         Create Readme Pradeep2004 2021-04-30 17:45:16 +02:00
  • fa2899a1a2 Merge branch 'debugPlugin' into dev Dolu1990 2021-04-26 11:11:38 +02:00
  • 45e67ccf56 sync Dolu1990 2021-04-26 11:10:55 +02:00
  • 0a0998fcea #176 fix typo debugPlugin Dolu1990 2021-04-22 14:02:46 +02:00
  • 32e4ea406f update #176 when DebugPlugin ebreak are enabled it disable CsrPlugin ebreak. Also, DebugPlugin ebreak can be disabled via the debug bus. Dolu1990 2021-04-22 13:59:33 +02:00
  • bfe65da1eb implement #176 DebugPlugin.allowEBreak is now disabled until the debug bus is used. Dolu1990 2021-04-20 23:23:18 +02:00
  • 79bc09e69a Decouple PMP and CSR plugins Samuel Lindemer 2021-04-13 08:35:07 +02:00
  • 4e41654a84 remove eclipse plugin Dolu1990 2021-04-12 18:28:41 +02:00
  • 15137742fc
         Merge branch 'dev' into new_pmp Samuel Lindemer 2021-04-12 13:23:10 +02:00
  • 9e65b769cf Update README.md Samuel Lindemer 2021-04-12 10:14:10 +02:00
  • b41db0af93 Prevent PMP access from U-mode, fix tests Samuel Lindemer 2021-04-12 09:58:49 +02:00
  • bf399cc927 Initial commit of optimized PMP plugin Samuel Lindemer 2021-03-26 10:12:03 +01:00
  • 21d24eb07f
         Merge pull request #171 from tcal-x/cfu-spec Dolu1990 2021-04-03 10:32:55 +02:00
  • 36c896f95b Update CFU immed field to use sext([31:24]) to match spec. Tim Callahan 2021-04-02 13:16:53 -07:00
  • 66f5c3079b CfuPlugin names fixes Dolu1990 2021-04-02 09:20:26 +02:00
  • 73893ce5d9 CfuPlugin names fixes Dolu1990 2021-04-02 09:20:26 +02:00
  • a42c089119 IBusSimplePlugin ensure AHB persistance Dolu1990 2021-03-31 19:03:38 +02:00
  • 9ac6625ef3 FpuCore improve FMA rounding Dolu1990 2021-03-29 16:31:18 +02:00
  • a8721b02de Add AES/FPU doc Dolu1990 2021-03-29 14:55:41 +02:00
  • 9462496386 Add rvc support and fix rvc with FPU Dolu1990 2021-03-25 14:14:19 +01:00
  • 6f481f51ef Fetcher.decompressor ensure that the decoded instruction do not mutate when the pipeline is stalled (fix FPU cmd fork for rvc without injector stage) Dolu1990 2021-03-25 14:13:12 +01:00
  • 21c91c6b70 fpu now lift wfi Dolu1990 2021-03-24 16:21:37 +01:00
  • 925edd160e RVC implement RVF RVD Rework RVC_GEN Dolu1990 2021-03-24 12:00:33 +01:00
  • 704423f27f
         Merge pull request #167 from rdolbeau/support_FDwC Dolu1990 2021-03-24 11:59:05 +01:00
  • 8495fe3dde Attempt at supporting C (ompressed) and F/D (floating-point) together Romain Dolbeau 2021-03-24 11:07:09 +01:00
  • da458dea7e litex cluster add cpuPerFpu option Dolu1990 2021-03-23 20:00:50 +01:00
  • 80f64f0f9f litex better pipelining for better fmax, create one FPU for each 4 cores Dolu1990 2021-03-18 11:10:18 +01:00
  • 6956db2b21 fpu add schedulerM2sPipe optino Dolu1990 2021-03-18 11:09:26 +01:00
  • 099dea743b fpu cleanup Dolu1990 2021-03-18 10:54:43 +01:00
  • f6e620196d litex add fpu suport Dolu1990 2021-03-17 13:19:41 +01:00
  • 1a0aa37d6f Merge branch 'fiber' into dev Dolu1990 2021-03-17 10:02:09 +01:00
  • 530554d19c fix fpu diagram fiber Dolu1990 2021-03-16 14:52:57 +01:00
  • e23687c45d Handle ClockDomain improvements Dolu1990 2021-03-16 14:46:30 +01:00
  • 02c572b6f1 fpu improve FMax and add asyncronus regfile support Dolu1990 2021-03-16 14:45:59 +01:00
  • 0d628b4706 fpu add doc Dolu1990 2021-03-16 14:44:31 +01:00
  • 5aa1f2e996 fpu improve pipline cycles Dolu1990 2021-03-15 17:27:10 +01:00
  • 341c159d06 data cache relax assert into error Dolu1990 2021-03-15 14:43:22 +01:00
  • 3a34b8dae2 Merge branch 'dev' into fiber Dolu1990 2021-03-15 10:35:02 +01:00
  • ff4e5e4666 wipe generator Charles Papon 2021-03-11 18:02:02 +01:00
  • adc37b269c FpuPlugin.pending is now 6 bits Charles Papon 2021-03-11 13:06:50 +01:00
  • 845cfcb966 DebugPlugin.fromBscane2 added Charles Papon 2021-03-10 20:35:44 +01:00
  • 67d2f72a4b fiber sync Charles Papon 2021-03-07 20:43:02 +01:00
  • 75bbb28ef6
         readme update verlator version Dolu1990 2021-03-06 19:49:23 +01:00
  • e384bfe145 fiber update Dolu1990 2021-03-05 22:04:20 +01:00
  • fd234bbf9e fix cfu gen error Dolu1990 2021-03-04 20:29:33 +01:00
  • aee8841438 CFU ensure that CFU_IN_FLIGHT do not produce false positive when the pipeline is stuck Dolu1990 2021-03-04 20:15:01 +01:00
  • ec507308e7 fix cfu gen error cfuFix Dolu1990 2021-03-04 20:29:33 +01:00
  • bdc52097b6 CFU ensure that CFU_IN_FLIGHT do not produce false positive when the pipeline is stuck Dolu1990 2021-03-04 20:15:01 +01:00
  • 0530d22a1d sync fpu Dolu1990 2021-03-04 16:06:18 +01:00