VexRiscv/.travis.yml
Charles Papon 3b0f2e9551 better travis timings
travis job naming
reduce verilator cache size
Fix dcache test timeout
travis cleaning
travis wip
verilator wip
fix java 10 compilation
Travis wip
travis rework
2019-04-20 14:56:56 +02:00

84 lines
1.7 KiB
YAML

language: scala
dist: xenial
notifications:
email:
on_success: never
scala:
- 2.11.12
sbt_args: -no-colors -J-Xss2m
addons:
apt:
sources:
- ubuntu-toolchain-r-test
packages:
- git
- make
- autoconf
- g++
- flex
- bison
jdk:
- openjdk10
jobs:
include:
- stage: prepare cache-verilator
script:
- cp scripts/regression/verilator.mk $HOME/makefile
- cd $HOME
- make verilator_binary
- &test
stage: Test
name: TEST_DHRYSTONE
script:
- make regression_dhrystone -C scripts/regression
- <<: *test
stage: Test
name: TEST_BAREMETAL
script:
- make regression_random_baremetal -C scripts/regression
- <<: *test
stage: Test
name: TEST_BAREMETAL
script:
- make regression_random_baremetal -C scripts/regression
- <<: *test
stage: Test
name: TEST_MIXED
script:
- make regression_random -C scripts/regression
- <<: *test
stage: Test
name: TEST_LINUX
script:
- make regression_random_linux -C scripts/regression
- <<: *test
stage: Test
name: TEST_LINUX
script:
- make regression_random_linux -C scripts/regression
before_install:
- cd ..
- git clone https://github.com/SpinalHDL/SpinalHDL.git -b dev
- cd VexRiscv
- export VERILATOR_ROOT=$HOME/verilator
- export PATH=$VERILATOR_ROOT/bin:$PATH
before_cache:
- rm -fv $HOME/.ivy2/.sbt.ivy.lock
- find $HOME/.ivy2/cache -name "ivydata-*.properties" -print -delete
- find $HOME/.sbt -name "*.lock" -print -delete
cache:
directories:
- $HOME/.ivy2/cache
- $HOME/.sbt
- $HOME/verilator