github-mirrors/VexRiscvBPluginGenerator
1
0
Fork 0
mirror of https://github.com/rdolbeau/VexRiscvBPluginGenerator.git synced 2025-04-18 18:44:42 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

more Z* definitions

Browse source
This commit is contained in:
Romain Dolbeau 2021-02-15 12:17:34 -05:00
parent 72e26d4da7
commit 964418771a
3 changed files with 12 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
Makefile
View file

@ -80,6 +80,16 @@ BitManipZbs.scala: gen_plugin data_bitmanip.txt
BitManipZbt.scala: gen_plugin data_bitmanip.txt
./gen_plugin -n BitManipZbt -i data_bitmanip.txt -I Zbt >| $@
## Still missing rev.b (special case of grevi), [un]zip (special cases of [un]shfl)
CryptoZkb.scala: gen_plugin data_bitmanip.txt data_bitmanip_ZbbOnly.txt
./gen_plugin -n BitManipZkb -i data_bitmanip.txt -i data_bitmanip_ZbbOnly.txt -I Zkb >| $@
## CryptoZkg doesn't require clmulr, so not 100% the same as Zbc
CryptoZkg.scala: gen_plugin data_clmul.txt
./gen_plugin -n CryptoZkg -i data_clmul.txt -I clmul -I clmulh >| $@
## Full Zkn not there yet, missing Zknd (AES decode)
CryptoZkne.scala: gen_plugin data_aes.txt
./gen_plugin -n CryptoZkne -i data_aes.txt -I '*' >| $@

2
data_bitmanip.txt
View file

@ -91,7 +91,7 @@ I BCLRI BCLR 01001------------001-----0010011 singlebit Zbs
I BSETI BSET 00101------------001-----0010011 singlebit Zbs
I BINVI BINV 01101------------001-----0010011 singlebit Zbs
I BEXTI BEXT 01001------------101-----0010011 singlebit Zbs
I GORCI GORC 00101------------101-----0010011 grevorc Zbp
I GORCI GORC 00101------------101-----0010011 grevorc Zbp Zkb
I GREVI GREV 01101------------101-----0010011 grevorc Zbp
I SLLIdotUW SLLIdotUW 00001------------001-----0011011 SLLIdotUW
// register-immediate (6bits)

2
data_bitmanip_ZbbOnly.txt
View file

@ -11,7 +11,7 @@ I ZEXTdotH ZEXTdotH 000010000000-----100-----0110011 signextend Zbb
// ORC.B -> GORCI w/ imm = 7 (0000111)
I ORCdotB ORCdotB 001010000111-----101-----0010011 grevorc Zbb
// REV8 -> GREVI w/ imm == 24 (0011000)
I REV8 REV8 011010011000-----101-----0010011 grevorc Zbb
I REV8 REV8 011010011000-----101-----0010011 grevorc Zbb Zkb
// SEMANTIC
S REV8 "fun_rev8(input(SRC1))"