github-mirrors/cva5
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva5.git synced 2025-04-23 21:47:15 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Fix snooping cache collisions

Browse source
This commit is contained in:
Chris Keilbart 2024-11-25 18:17:14 -08:00
parent eedd6b27ec
commit 319df9e342
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
core/execution_units/load_store_unit/dcache_inv.sv
View file

@ -181,10 +181,11 @@ module dcache_inv
logic stage1_tb_write;
logic stage1_tb_wval;
logic stage1_tb_write_r;
logic inv_matches_stage1;
logic stage1_tb_wval_r;
logic[CONFIG.DCACHE.WAYS-1:0] hit_ohot_r;
assign a_en = snoop_write | stage1_tb_write_r | ls.new_request;
assign a_en = snoop_write | (stage1_tb_write_r & ~inv_matches_stage1) | ls.new_request;
assign a_wbe = ({CONFIG.DCACHE.WAYS{snoop_write}} & snoop_hit) | ({CONFIG.DCACHE.WAYS{stage1_tb_write_r}} & (stage1_type == CBO ? hit_ohot_r : replacement_way));
always_comb begin
@ -375,7 +376,6 @@ module dcache_inv
end
//RMW requests must be retried if invalidated after the read but before the write
logic inv_matches_stage1;
assign inv_matches_stage1 = mem.inv & stage1.addr[31:2+SCONFIG.SUB_LINE_ADDR_W] == mem.inv_addr[31:2+SCONFIG.SUB_LINE_ADDR_W];
always_ff @(posedge clk) begin
case (current_state)