github-mirrors/cva5
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva5.git synced 2025-04-22 13:07:33 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Clarify ignored unit includes

Browse source
This commit is contained in:
Chris Keilbart 2024-12-18 11:57:37 -08:00
parent e346737195
commit 6703b72a70
3 changed files with 4 additions and 13 deletions
Download patch file Download diff file Expand all files Collapse all files

7
core/types_and_interfaces/cva5_config.sv
View file

@ -175,7 +175,7 @@ package cva5_config;
bit INCLUDE_CBO; //Data cache invalidation operations
//Units
units_t INCLUDE_UNIT;
units_t INCLUDE_UNIT; //Value of ALU, LS, BR, and GC ignored
//CSR constants
csr_config_t CSRS;
@ -240,15 +240,12 @@ package cva5_config;
//ISA options
MODES : MSU,
INCLUDE_UNIT : '{
ALU : 1,
LS : 1,
MUL : 1,
DIV : 1,
CSR : 1,
FPU : 1,
CUSTOM : 0,
BR : 1,
GC : 1
default: '0
},
INCLUDE_IFENCE : 1,
INCLUDE_AMO : 0,

5
examples/litex/litex_wrapper.sv
View file

@ -89,15 +89,12 @@ module litex_wrapper
//ISA options
MODES : MSU,
INCLUDE_UNIT : '{
ALU : 1,
LS : 1,
MUL : 1,
DIV : 1,
CSR : 1,
FPU : 0,
CUSTOM : 0,
BR : 1,
GC : 1
default: '0
},
INCLUDE_IFENCE : 1,
INCLUDE_AMO : 1,

5
examples/nexys/nexys_config.sv
View file

@ -36,15 +36,12 @@ package nexys_config;
//ISA options
MODES : MSU,
INCLUDE_UNIT : '{
ALU : 1,
LS : 1,
MUL : 1,
DIV : 1,
CSR : 1,
FPU : 1,
CUSTOM : 0,
BR : 1,
GC : 1
default: '0
},
INCLUDE_IFENCE : 0,
INCLUDE_AMO : 0,