github-mirrors/cva5
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva5.git synced 2025-04-22 13:07:33 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

typo fixed

Browse source
This commit is contained in:
Eric Matthews 2021-11-16 14:34:48 -08:00
parent 4ec4d8c373
commit e4259d0005
3 changed files with 3 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

2
core/lutrams/lutram_1w_1r.sv
View file

@ -36,7 +36,7 @@ module lutram_1w_1r
output logic[WIDTH-1:0] ram_data_out
);
(* ramstyle = "MLAB, no_rw_check" *) logic [WIDTH-1:0] ram [DEPTH-1:0];
(* ramstyle = "MLAB, no_rw_check", ram_style = "distributed" *) logic [WIDTH-1:0] ram [DEPTH-1:0];
initial ram = '{default: 0};
always_ff @ (posedge clk) begin

2
core/tlb_lut_ram.sv
View file

@ -75,7 +75,7 @@ module tlb_lut_ram
//Reset is performed sequentially, coordinated by the gc unit
lfsr #(.WIDTH($clog2(DEPTH)))
unordered_counter (
lfsr_counter (
.clk (clk), .rst (rst),
.en(gc_tlb_flush),
.value(flush_addr)

2
core/toggle_memory_set.sv
View file

@ -54,7 +54,7 @@ module toggle_memory_set
//counter for indexing through memories for post-reset clearing/initialization
lfsr #(.WIDTH($clog2(DEPTH)))
unordered_counter (
lfsr_counter (
.clk (clk), .rst (rst),
.en(init_clear),
.value(clear_index)