github-mirrors/cva6
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva6.git synced 2025-04-22 05:07:21 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 5

💚 Correct Makefile test target

Browse source
This commit is contained in:
Florian Zaruba 2017-05-03 08:49:54 +02:00
parent d7f338de89
commit 014d99d492
2 changed files with 5 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

6
Makefile
View file

@ -31,7 +31,7 @@ incdir = ./includes
test_case = alu_test
# QuestaSim Version
questa_version = -10.5c
compile_flag = +cover=bcfst+/dut -lint
compile_flag = +cover=bcfst+/dut
# Iterate over all include directories and write them with +incdir+ prefixed
# +incdir+ works for Verilator and QuestaSim
@ -68,6 +68,8 @@ $(tests):
vopt${questa_version} ${compile_flag} $@_tb -o $@_tb_optimized +acc -check_synthesis
# vsim${questa_version} $@_tb_optimized
# vsim${questa_version} +UVM_TESTNAME=$@_test -coverage -classdebug $@_tb_optimized
vsim${questa_version} +UVM_TESTNAME=$@_test -c -coverage -classdebug -do "coverage save -onexit $@.ucdb; run -a; quit -code [coverage attribute -name TESTSTATUS -concise]" $@_tb_optimized
# User Verilator to lint the target
lint:
verilator ${src} --lint-only \
@ -77,4 +79,4 @@ clean:
rm -rf work/ *.ucdb
.PHONY:
build lint
build lint

2
uvm-scaffold

@ -1 +1 @@
Subproject commit 1e44fd194a380805913add53a590009c4523b410
Subproject commit 2cefe0eae7a0bd0d7ec6177b240d64f6e9aea332