mirror of
https://github.com/openhwgroup/cva6.git
synced 2025-04-20 12:17:19 -04:00
Fix regfile again
This commit is contained in:
parent
3d1ef6d9e8
commit
04ad1f65cf
1 changed files with 7 additions and 7 deletions
|
@ -67,19 +67,19 @@ module ariane_regfile #(
|
|||
end else begin
|
||||
for (int unsigned j = 0; j < NR_WRITE_PORTS; j++) begin
|
||||
for (int unsigned i = 0; i < NUM_WORDS; i++) begin
|
||||
if (we_dec[j][i])
|
||||
if (we_dec[j][i]) begin
|
||||
mem[i] <= wdata_i[j];
|
||||
end
|
||||
end
|
||||
if (ZERO_REG_ZERO) begin
|
||||
mem[0] <= '0;
|
||||
end
|
||||
end
|
||||
end
|
||||
end
|
||||
|
||||
for (genvar i = ZERO_REG_ZERO; i < NR_READ_PORTS; i++) begin
|
||||
if (ZERO_REG_ZERO) begin
|
||||
assign rdata_o[0] = '0;
|
||||
end else begin
|
||||
assign rdata_o[i] = mem[raddr_i[i]];
|
||||
end
|
||||
for (genvar i = 0; i < NR_READ_PORTS; i++) begin
|
||||
assign rdata_o[i] = mem[raddr_i[i]];
|
||||
end
|
||||
|
||||
endmodule
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue