mirror of
https://github.com/openhwgroup/cva6.git
synced 2025-04-24 22:27:10 -04:00
Fix initialization of memory array in simulation (#2259)
This commit is contained in:
parent
3ed5e78c91
commit
205872acc6
1 changed files with 4 additions and 1 deletions
|
@ -163,7 +163,10 @@ module tc_sram #(
|
|||
// write memory array
|
||||
always_ff @(posedge clk_i or negedge rst_ni) begin
|
||||
if (!rst_ni) begin
|
||||
sram <= init_val;
|
||||
// Fix to avoid runtime space reaching maximum capacity in simulation
|
||||
foreach (init_val[i]) begin
|
||||
sram[i] <= init_val[i];
|
||||
end
|
||||
for (int i = 0; i < NumPorts; i++) begin
|
||||
r_addr_q[i] <= {AddrWidth{1'b0}};
|
||||
// initialize the read output register for each port
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue