github-mirrors/cva6
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva6.git synced 2025-06-28 09:16:22 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

gitlab-ci: add regression AXI

Browse source
This commit is contained in:
Yannick Casamatta 2025-06-18 18:53:48 +02:00 • committed by Casamatta Yannick
parent 280dcccdd1
commit 2adf4cbfc8
2 changed files with 10 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

6
.gitlab-ci.yml
View file

@ -148,6 +148,10 @@ smoke-tests:
DV_TARGET: "cv32a65x"
- DV_SIMULATORS: "vcs-uvm"
DV_TARGET: "cv32a60x"
- DV_SIMULATORS: "vcs-uvm"
DV_TARGET: "cv32a65x_axi"
- DV_SIMULATORS: "vcs-uvm"
DV_TARGET: "cv32a60x_axi"
script:
- if [[ $DV_SIMULATORS == *"questa"* ]]; then source $QUESTA_BASHRC; fi
- bash verif/regress/smoke-tests-$DV_TARGET.sh
@ -184,6 +188,8 @@ smoke-bench:
matrix:
- DV_TARGET: "cv32a60x"
- DV_TARGET: "cv32a65x"
- DV_TARGET: "cv32a60x_axi"
- DV_TARGET: "cv32a65x_axi"
script:
- bash verif/regress/"$BENCH"_smoke.sh --no-print
- python3 .gitlab-ci/scripts/report_benchmark.py --"$BENCH"_"$DV_TARGET" verif/sim/out_*/vcs-uvm_sim/"$BENCH"_main.*.log

4
.gitlab-ci/scripts/report_benchmark.py
View file

@ -25,6 +25,8 @@ valid_cycles = {
"coremark_single": 1291566,
"dhrystone_cv32a65x": 35952,
"dhrystone_cv32a60x": 38856,
"dhrystone_cv32a65x_axi": 35952,
"dhrystone_cv32a60x_axi": 38856,
}
benchmark_iters = {
@ -34,6 +36,8 @@ benchmark_iters = {
"coremark_single": 4,
"dhrystone_cv32a65x": 20,
"dhrystone_cv32a60x": 20,
"dhrystone_cv32a65x_axi": 20,
"dhrystone_cv32a60x_axi": 20,
}
for arg in sys.argv[1:]: