github-mirrors/cva6
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva6.git synced 2025-04-19 11:54:46 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

Fix reset connections in serpent_peripherals.

Browse source
This commit is contained in:
Michael Schaffner 2018-11-19 17:31:00 +01:00
parent 2573148eb3
commit 31f29be6d4
No known key found for this signature in database
GPG key ID: 7AA09AE049819C2C
1 changed files with 6 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

12
openpiton/serpent_peripherals.sv
View file

@ -29,7 +29,7 @@ module serpent_peripherals #(
parameter int unsigned DataWidth = 64,
parameter int unsigned NumHarts = 1,
parameter int unsigned NumSources = 1,
parameter bit SwapEndianess = 0// set this to 1 for OpenPiton
parameter bit SwapEndianess = 0
) (
input clk_i,
input rst_ni,
@ -160,7 +160,7 @@ module serpent_peripherals #(
.SWAP_ENDIANESS ( SwapEndianess )
) i_debug_axilite_bridge (
.clk ( clk_i ),
.rst ( ~rst_n ),
.rst ( ~rst_ni ),
// to/from NOC
.splitter_bridge_val ( buf_ariane_debug_noc2_valid_i ),
.splitter_bridge_data ( buf_ariane_debug_noc2_data_i ),
@ -244,7 +244,7 @@ module serpent_peripherals #(
.AXI_USER_WIDTH ( AxiUserWidth )
) i_axi2rom (
.clk_i ,
.rst_ni ( ndmreset_n ),
.rst_ni ,
.slave ( br_master ),
.req_o ( rom_req ),
.we_o ( ),
@ -266,7 +266,7 @@ module serpent_peripherals #(
.SWAP_ENDIANESS ( SwapEndianess )
) i_bootrom_axilite_bridge (
.clk ( clk_i ),
.rst ( ~rst_n ),
.rst ( ~rst_ni ),
// to/from NOC
.splitter_bridge_val ( buf_ariane_bootrom_noc2_valid_i ),
.splitter_bridge_data ( buf_ariane_bootrom_noc2_data_i ),
@ -351,7 +351,7 @@ module serpent_peripherals #(
.SWAP_ENDIANESS ( SwapEndianess )
) i_clint_axilite_bridge (
.clk ( clk_i ),
.rst ( ~rst_n ),
.rst ( ~rst_ni ),
// to/from NOC
.splitter_bridge_val ( buf_ariane_clint_noc2_valid_i ),
.splitter_bridge_data ( buf_ariane_clint_noc2_data_i ),
@ -432,7 +432,7 @@ module serpent_peripherals #(
// .SWAP_ENDIANESS ( SwapEndianess )
// ) i_plic_axilite_bridge (
// .clk ( clk_i ),
// .rst ( ~rst_n ),
// .rst ( ~rst_ni ),
// // to/from NOC
// .splitter_bridge_val ( buf_ariane_plic_noc2_valid_i ),
// .splitter_bridge_data ( buf_ariane_plic_noc2_data_i ),