github-mirrors/cva6
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva6.git synced 2025-04-22 21:27:10 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

Add logic operations and shifts

Browse source
This commit is contained in:
Florian Zaruba 2017-06-05 21:46:05 +02:00
parent b3a9853741
commit 411c88f55c
2 changed files with 16 additions and 15 deletions
Download patch file Download diff file Expand all files Collapse all files

3
Makefile
View file

@ -34,7 +34,8 @@ tbs = $(wildcard tb/*_tb.sv)
riscv-test-dir = riscv-tests/isa
riscv-tests = rv64ui-p-add rv64ui-p-addi rv64ui-p-slli rv64ui-p-addiw rv64ui-p-addw rv64ui-p-and rv64ui-p-auipc \
rv64ui-p-beq rv64ui-p-bge rv64ui-p-bgeu rv64ui-p-andi rv64ui-p-blt rv64ui-p-bltu rv64ui-p-bne \
rv64ui-p-simple rv64ui-p-jal rv64ui-p-jalr
rv64ui-p-simple rv64ui-p-jal rv64ui-p-jalr rv64ui-p-or rv64ui-p-ori rv64ui-p-sub rv64ui-p-subw \
rv64ui-p-xor rv64ui-p-xori rv64ui-p-slliw rv64ui-p-sll rv64ui-p-slli rv64ui-p-sllw
riscv-test = rv64ui-p-add
# Search here for include files (e.g.: non-standalone components)

28
README.md
View file

@ -41,21 +41,21 @@ Check out the [contribution guide](CONTRIBUTING.md)
| **Test Name** | **P/F/U** | **Test Name** | **P/F/U** | **Test Name** | **P/F/U** |
|---------------|----------------------|---------------|----------------------|---------------|----------------------|
| add | :white_check_mark: | lb | :white_large_square: | sll | :white_large_square: |
| addi | :white_check_mark: | lbu | :white_large_square: | slli | :white_large_square: |
| addiw | :white_check_mark: | ld | :white_large_square: | slliw | :white_large_square: |
| addw | :white_check_mark: | lh | :white_large_square: | sllw | :white_large_square: |
| add | :white_check_mark: | lb | :white_large_square: | sll | :white_check_mark: |
| addi | :white_check_mark: | lbu | :white_large_square: | slli | :white_check_mark: |
| addiw | :white_check_mark: | ld | :white_large_square: | slliw | :white_check_mark: |
| addw | :white_check_mark: | lh | :white_large_square: | sllw | :white_check_mark: |
| and | :white_check_mark: | lhu | :white_large_square: | slt | :white_large_square: |
| andi | :white_check_mark: | lui | :white_large_square: | slti | :white_large_square: |
| auipc | :white_check_mark: | lw | :white_large_square: | sltiu | :white_large_square: |
| beq | :white_check_mark: | lwu | :white_large_square: | sltu | :white_large_square: |
| bge | :white_check_mark: | or | :white_large_square: | sra | :white_large_square: |
| bgeu | :white_check_mark: | ori | :white_large_square: | srai | :white_large_square: |
| blt | :white_check_mark: | sb | :white_large_square: | sraiw | :white_large_square: |
| bltu | :white_check_mark: | sd | :white_large_square: | sraw | :white_large_square: |
| bne | :white_check_mark: | sh | :white_large_square: | srl | :white_large_square: |
| sub | :white_large_square: | simple | :white_check_mark: | srli | |
| subw | :white_large_square: | jal | :white_check_mark: | srliw | |
| sw | :white_large_square: | jalr | :white_check_mark: | srlw | |
| xor | :white_large_square: | | | | |
| xori | :white_large_square: | | | | |
| bge | :white_check_mark: | or | :white_check_mark: | sra | :white_check_mark: |
| bgeu | :white_check_mark: | ori | :white_check_mark: | srai | :white_check_mark: |
| blt | :white_check_mark: | sb | :white_large_square: | sraiw | :white_check_mark: |
| bltu | :white_check_mark: | sd | :white_large_square: | sraw | :white_check_mark: |
| bne | :white_check_mark: | sh | :white_large_square: | srl | :white_check_mark: |
| sub | :white_check_mark: | simple | :white_check_mark: | srli | :white_check_mark: |
| subw | :white_check_mark: | jal | :white_check_mark: | srliw | :white_check_mark: |
| sw | :white_large_square: | jalr | :white_check_mark: | srlw | :white_check_mark: |
| xor | :white_check_mark: | | | | |
| xori | :white_check_mark: | | | | |