github-mirrors/cva6
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva6.git synced 2025-06-28 09:16:22 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

CVXIF VSEQ: RD equal x10 for CUS_ADD_RS3_RTYPE (#2682)
Some checks are pending
bender-up-to-date / bender-up-to-date (push) Waiting to run
Details
ci / build-riscv-tests (push) Waiting to run
Details
ci / execute-riscv64-tests (push) Blocked by required conditions
Details
ci / execute-riscv32-tests (push) Blocked by required conditions
Details

Browse source 
Fix cvxif vseq
This commit is contained in:
Jalali 2025-01-02 13:51:24 +00:00 • committed by GitHub
parent 4b9cbf9223
commit 446defb900
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
verif/env/uvme/cvxif_vseq/uvme_cvxif_vseq.sv vendored
View file

@ -409,11 +409,11 @@ task uvme_cvxif_vseq_c::do_instr_result();
"CUS_ADD_RS3_RTYPE": begin
if (req_item.register.rs_valid == 3'b111) begin
resp_item.result.data = req_item.register.rs[0] + req_item.register.rs[1] + req_item.register.rs[2];
resp_item.result.rd = 5'h10;
resp_item.result.rd = 5'hA;
end
else if (req_item.register.rs_valid == 2'b11) begin
resp_item.result.data = req_item.register.rs[0] + req_item.register.rs[1];
resp_item.result.rd = 5'h10;
resp_item.result.rd = 5'hA;
end
end
"ILLEGAL": begin