Move timing statement outside of always_comb block (#2552)

Fix following requirement:

The assertion included in the always_comb block apparently violates the requirements in [section 9.2.2.2.2 of the SystemVerilog standard](https://ieeexplore.ieee.org/document/10458102):

Statements in an always_comb shall not include those that block, have blocking timing or event
controls, or fork-join statements.
This commit is contained in:
Riccardo Tedeschi 2024-10-23 07:32:49 +02:00 committed by GitHub
parent b4d000bb77
commit 53472eb026
No known key found for this signature in database
GPG key ID: B5690EEEBB952194

View file

@ -81,6 +81,8 @@ module tag_cmp #(
if (req_i[i]) break;
end
end
`ifndef SYNTHESIS
`ifndef VERILATOR
// assert that cache only hits on one way
@ -92,7 +94,6 @@ module tag_cmp #(
end
`endif
`endif
end
always_ff @(posedge clk_i or negedge rst_ni) begin
if (~rst_ni) begin