github-mirrors/cva6
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva6.git synced 2025-04-19 03:44:46 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

move files to a verif directory

Browse source
This commit is contained in:
Côme Allart 2023-08-14 14:14:03 +02:00
parent e1f313251e
commit 736be43a73
277 changed files with 0 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

0
.gitignore → verif/.gitignore vendored
View file

0
.gitlab-ci/README.md → verif/.gitlab-ci/README.md
View file

0
.gitlab-ci/core-v-verif-cva6.yml → verif/.gitlab-ci/core-v-verif-cva6.yml
View file

0
.gitlab-ci/cva6.yml → verif/.gitlab-ci/cva6.yml
View file

0
.gitlab-ci/scripts/github_integration.py → verif/.gitlab-ci/scripts/github_integration.py
View file

0
.gitlab-ci/scripts/merge_job_reports.py → verif/.gitlab-ci/scripts/merge_job_reports.py
View file

0
.gitlab-ci/scripts/report_benchmark.py → verif/.gitlab-ci/scripts/report_benchmark.py
View file

0
.gitlab-ci/scripts/report_builder.py → verif/.gitlab-ci/scripts/report_builder.py
View file

0
.gitlab-ci/scripts/report_envfail.py → verif/.gitlab-ci/scripts/report_envfail.py
View file

0
.gitlab-ci/scripts/report_fail.py → verif/.gitlab-ci/scripts/report_fail.py
View file

0
.gitlab-ci/scripts/report_fpga.py → verif/.gitlab-ci/scripts/report_fpga.py
View file

0
.gitlab-ci/scripts/report_fpga_boot.py → verif/.gitlab-ci/scripts/report_fpga_boot.py
View file

0
.gitlab-ci/scripts/report_pass.py → verif/.gitlab-ci/scripts/report_pass.py
View file

0
.gitlab-ci/scripts/report_simu.py → verif/.gitlab-ci/scripts/report_simu.py
View file

0
.gitlab-ci/scripts/report_synth.py → verif/.gitlab-ci/scripts/report_synth.py
View file

0
.gitlab-ci/setup-ci-example/core-v-verif-cv32.yml → verif/.gitlab-ci/setup-ci-example/core-v-verif-cv32.yml
View file

0
.gitlab-ci/setup-ci-example/core-v-verif-cva6.yml → verif/.gitlab-ci/setup-ci-example/core-v-verif-cva6.yml
View file

0
cva6/README.md → verif/README.md
View file

0
cva6/bsp/.gitignore → verif/bsp/.gitignore vendored
View file

0
cva6/bsp/Makefile → verif/bsp/Makefile
View file

0
cva6/bsp/README.md → verif/bsp/README.md
View file

0
cva6/bsp/crt0.S → verif/bsp/crt0.S
View file

0
cva6/bsp/handlers.S → verif/bsp/handlers.S
View file

0
cva6/bsp/link.ld → verif/bsp/link.ld
View file

0
cva6/bsp/syscalls.c → verif/bsp/syscalls.c
View file

0
cva6/bsp/useful_sites.txt → verif/bsp/useful_sites.txt
View file

0
cva6/bsp/vectors.S → verif/bsp/vectors.S
View file

0
cva6/docs/UVM_verif_env.md → verif/docs/UVM_verif_env.md
View file

0
cva6/docs/VerifPlans/AXI/VP_IP005.yml → verif/docs/VerifPlans/AXI/VP_IP005.yml
View file

0
cva6/docs/VerifPlans/AXI/VP_IP006.yml → verif/docs/VerifPlans/AXI/VP_IP006.yml
View file

0
cva6/docs/VerifPlans/AXI/VP_IP007.yml → verif/docs/VerifPlans/AXI/VP_IP007.yml
View file

0
cva6/docs/VerifPlans/AXI/VP_IP008.yml → verif/docs/VerifPlans/AXI/VP_IP008.yml
View file

0
cva6/docs/VerifPlans/AXI/runme.sh → verif/docs/VerifPlans/AXI/runme.sh
View file

0
cva6/docs/VerifPlans/CVXIF/VP_IP000.yml → verif/docs/VerifPlans/CVXIF/VP_IP000.yml
View file

0
cva6/docs/VerifPlans/CVXIF/VP_IP001.yml → verif/docs/VerifPlans/CVXIF/VP_IP001.yml
View file

0
cva6/docs/VerifPlans/CVXIF/VP_IP002.yml → verif/docs/VerifPlans/CVXIF/VP_IP002.yml
View file

0
cva6/docs/VerifPlans/CVXIF/VP_IP003.yml → verif/docs/VerifPlans/CVXIF/VP_IP003.yml
View file

0
cva6/docs/VerifPlans/CVXIF/custom_instruction.rst → verif/docs/VerifPlans/CVXIF/custom_instruction.rst
View file

0
cva6/docs/VerifPlans/CVXIF/runme.sh → verif/docs/VerifPlans/CVXIF/runme.sh
View file

0
cva6/docs/VerifPlans/FENCEI/VP_IP000.yml → verif/docs/VerifPlans/FENCEI/VP_IP000.yml
View file

0
cva6/docs/VerifPlans/FENCEI/VP_IP001.yml → verif/docs/VerifPlans/FENCEI/VP_IP001.yml
View file

0
cva6/docs/VerifPlans/FENCEI/VP_IP002.yml → verif/docs/VerifPlans/FENCEI/VP_IP002.yml
View file

0
cva6/docs/VerifPlans/FENCEI/VP_IP003.yml → verif/docs/VerifPlans/FENCEI/VP_IP003.yml
View file

0
cva6/docs/VerifPlans/FENCEI/VP_IP004.yml → verif/docs/VerifPlans/FENCEI/VP_IP004.yml
View file

0
cva6/docs/VerifPlans/FENCEI/VP_IP005.yml → verif/docs/VerifPlans/FENCEI/VP_IP005.yml
View file

0
cva6/docs/VerifPlans/FENCEI/VP_IP006.yml → verif/docs/VerifPlans/FENCEI/VP_IP006.yml
View file

0
cva6/docs/VerifPlans/FENCEI/runme.sh → verif/docs/VerifPlans/FENCEI/runme.sh
View file

0
cva6/docs/VerifPlans/FRONTEND/VP_IP003.yml → verif/docs/VerifPlans/FRONTEND/VP_IP003.yml
View file

0
cva6/docs/VerifPlans/FRONTEND/VP_IP004.yml → verif/docs/VerifPlans/FRONTEND/VP_IP004.yml
View file

0
cva6/docs/VerifPlans/FRONTEND/VP_IP005.yml → verif/docs/VerifPlans/FRONTEND/VP_IP005.yml
View file

0
cva6/docs/VerifPlans/FRONTEND/VP_IP006.yml → verif/docs/VerifPlans/FRONTEND/VP_IP006.yml
View file

0
cva6/docs/VerifPlans/FRONTEND/VP_IP007.yml → verif/docs/VerifPlans/FRONTEND/VP_IP007.yml
View file

0
cva6/docs/VerifPlans/FRONTEND/VP_IP008.yml → verif/docs/VerifPlans/FRONTEND/VP_IP008.yml
View file

0
cva6/docs/VerifPlans/FRONTEND/VP_IP009.yml → verif/docs/VerifPlans/FRONTEND/VP_IP009.yml
View file

0
cva6/docs/VerifPlans/FRONTEND/VP_IP010.yml → verif/docs/VerifPlans/FRONTEND/VP_IP010.yml
View file

0
cva6/docs/VerifPlans/FRONTEND/runme.sh → verif/docs/VerifPlans/FRONTEND/runme.sh
View file

0
cva6/docs/VerifPlans/ISA_RV32/RISCV_Instructions.rst → verif/docs/VerifPlans/ISA_RV32/RISCV_Instructions.rst
View file

0
cva6/docs/VerifPlans/ISA_RV32/VP_IP000.yml → verif/docs/VerifPlans/ISA_RV32/VP_IP000.yml
View file

0
cva6/docs/VerifPlans/ISA_RV32/VP_IP001.yml → verif/docs/VerifPlans/ISA_RV32/VP_IP001.yml
View file

0
cva6/docs/VerifPlans/ISA_RV32/VP_IP002.yml → verif/docs/VerifPlans/ISA_RV32/VP_IP002.yml
View file

0
cva6/docs/VerifPlans/ISA_RV32/VP_IP003.yml → verif/docs/VerifPlans/ISA_RV32/VP_IP003.yml
View file

0
cva6/docs/VerifPlans/ISA_RV32/VP_IP004.yml → verif/docs/VerifPlans/ISA_RV32/VP_IP004.yml
View file

0
cva6/docs/VerifPlans/ISA_RV32/VP_IP005.yml → verif/docs/VerifPlans/ISA_RV32/VP_IP005.yml
View file

0
cva6/docs/VerifPlans/ISA_RV32/VP_IP006.yml → verif/docs/VerifPlans/ISA_RV32/VP_IP006.yml
View file

0
cva6/docs/VerifPlans/ISA_RV32/VP_IP007.yml → verif/docs/VerifPlans/ISA_RV32/VP_IP007.yml
View file

0
cva6/docs/VerifPlans/ISA_RV32/VP_IP008.yml → verif/docs/VerifPlans/ISA_RV32/VP_IP008.yml
View file

0
cva6/docs/VerifPlans/ISA_RV32/VP_IP009.yml → verif/docs/VerifPlans/ISA_RV32/VP_IP009.yml
View file

0
cva6/docs/VerifPlans/ISA_RV32/VP_IP010.yml → verif/docs/VerifPlans/ISA_RV32/VP_IP010.yml
View file

0
cva6/docs/VerifPlans/ISA_RV32/VP_IP011.yml → verif/docs/VerifPlans/ISA_RV32/VP_IP011.yml
View file

0
cva6/docs/VerifPlans/ISA_RV32/VP_IP012.yml → verif/docs/VerifPlans/ISA_RV32/VP_IP012.yml
View file

0
cva6/docs/VerifPlans/ISA_RV32/VP_IP013.yml → verif/docs/VerifPlans/ISA_RV32/VP_IP013.yml
View file

0
cva6/docs/VerifPlans/ISA_RV32/VP_IP014.yml → verif/docs/VerifPlans/ISA_RV32/VP_IP014.yml
View file

0
cva6/docs/VerifPlans/ISA_RV32/VP_IP015.yml → verif/docs/VerifPlans/ISA_RV32/VP_IP015.yml
View file

0
cva6/docs/VerifPlans/ISA_RV32/runme.sh → verif/docs/VerifPlans/ISA_RV32/runme.sh
View file

0
cva6/docs/VerifPlans/MMU_SV32/VP_IP000.yml → verif/docs/VerifPlans/MMU_SV32/VP_IP000.yml
View file

0
cva6/docs/VerifPlans/MMU_SV32/VP_IP001.yml → verif/docs/VerifPlans/MMU_SV32/VP_IP001.yml
View file

0
cva6/docs/VerifPlans/MMU_SV32/VP_IP002.yml → verif/docs/VerifPlans/MMU_SV32/VP_IP002.yml
View file

0
cva6/docs/VerifPlans/MMU_SV32/runme.sh → verif/docs/VerifPlans/MMU_SV32/runme.sh
View file

0
cva6/docs/VerifPlans/Makefile → verif/docs/VerifPlans/Makefile
View file

0
cva6/docs/VerifPlans/VPTOOL-VerifPlan-HOWTO.md → verif/docs/VerifPlans/VPTOOL-VerifPlan-HOWTO.md
View file

0
cva6/docs/VerifPlans/csr_access/VP_IP000.yml → verif/docs/VerifPlans/csr_access/VP_IP000.yml
View file

0
cva6/docs/VerifPlans/csr_access/cva6_csr.rst → verif/docs/VerifPlans/csr_access/cva6_csr.rst
View file

0
cva6/docs/VerifPlans/csr_access/runme.sh → verif/docs/VerifPlans/csr_access/runme.sh
View file

0
cva6/docs/VerifPlans/cvxif_VP.xlsx → verif/docs/VerifPlans/cvxif_VP.xlsx
View file

0
cva6/docs/VerifPlans/images/openhw-landscape.svg → verif/docs/VerifPlans/images/openhw-landscape.svg
View file

Side by side Swipe Overlay

Before

Width:  |  Height:  |  Size: 28 KiB

After

Width:  |  Height:  |  Size: 28 KiB

0
cva6/docs/VerifPlans/install-prerequisites.sh → verif/docs/VerifPlans/install-prerequisites.sh
View file

0
cva6/docs/VerifPlans/make.bat → verif/docs/VerifPlans/make.bat
View file

0
cva6/docs/VerifPlans/requirements.txt → verif/docs/VerifPlans/requirements.txt
View file

0
cva6/docs/VerifPlans/source/conf.py → verif/docs/VerifPlans/source/conf.py
View file

0
cva6/docs/VerifPlans/source/dvplan_AXI.md → verif/docs/VerifPlans/source/dvplan_AXI.md
View file

0
cva6/docs/VerifPlans/source/dvplan_CVXIF.md → verif/docs/VerifPlans/source/dvplan_CVXIF.md
View file

0
cva6/docs/VerifPlans/source/dvplan_FENCEI.md → verif/docs/VerifPlans/source/dvplan_FENCEI.md
View file

0
cva6/docs/VerifPlans/source/dvplan_FRONTEND.md → verif/docs/VerifPlans/source/dvplan_FRONTEND.md
View file

0
cva6/docs/VerifPlans/source/dvplan_ISA_RV32.md → verif/docs/VerifPlans/source/dvplan_ISA_RV32.md
View file

0
cva6/docs/VerifPlans/source/dvplan_MMU_SV32.md → verif/docs/VerifPlans/source/dvplan_MMU_SV32.md
View file

0
cva6/docs/VerifPlans/source/dvplan_csr-access.md → verif/docs/VerifPlans/source/dvplan_csr-access.md
View file

0
cva6/docs/VerifPlans/source/dvplan_intro.rst → verif/docs/VerifPlans/source/dvplan_intro.rst
View file

0
cva6/docs/VerifPlans/source/index.rst → verif/docs/VerifPlans/source/index.rst
View file

0
cva6/docs/VerifPlans/vp_config.py → verif/docs/VerifPlans/vp_config.py
View file

0
cva6/docs/coverage_status/isacov_status.rst → verif/docs/coverage_status/isacov_status.rst
View file

Some files were not shown because too many files have changed in this diff Show more