github-mirrors/cva6
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva6.git synced 2025-04-20 04:07:36 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

Remove duplicate source file entries

Browse source
This commit is contained in:
Florian Zaruba 2018-11-18 16:34:13 +01:00
parent b4c5873021
commit 87046e42f0
No known key found for this signature in database
GPG key ID: E742FFE8EC38A792
1 changed files with 1 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

4
Makefile
View file

@ -119,9 +119,7 @@ src := $(filter-out src/ariane_regfile.sv, $(wildcard src/*.sv)) \
src/common_cells/src/lfsr_8bit.sv \
src/common_cells/src/lfsr_16bit.sv \
src/common_cells/src/counter.sv \
src/common_cells/src/rstgen_bypass.sv \
src/common_cells/src/pipe_reg_simple.sv \
src/common_cells/src/lfsr_8bit.sv \
src/tech_cells_generic/src/cluster_clock_inverter.sv \
src/tech_cells_generic/src/pulp_clock_mux2.sv \
tb/ariane_testharness.sv \
@ -294,7 +292,7 @@ verilate_command := $(verilator)
# User Verilator, at some point in the future this will be auto-generated
verilate:
@echo "[Verilator] Building Model"
@$(verilate_command)
$(verilate_command)
cd $(ver-library) && $(MAKE) -j${NUM_JOBS} -f Variane_testharness.mk
sim-verilator: verilate