github-mirrors/cva6
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva6.git synced 2025-04-20 04:07:36 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

removed c.zext.w from rv32 spec (#1563)

Browse source 
Signed-off-by: Abdul Wadood <abdulwadood.afzal88@gmail.com>
This commit is contained in:
Abdul Wadood 2023-10-23 19:55:05 +05:00 • committed by GitHub
parent 38b1da26c3
commit 9e47cc6947
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 0 additions and 12 deletions
Download patch file Download diff file Expand all files Collapse all files

12
docs/01_cva6_user/RISCV_Instructions.rst
View file

@ -1307,18 +1307,6 @@ All the Zcb instructions require at least standard C extension support as pre-re
**Exception raised**: NONE
- **C.ZEXT.W**: Compressed Zero Extend Word
**Format**: c.zext.w rd'
**Description**: This instruction takes a single source/destination operand. It zero-extends the least-significant word of the operand by inserting zeros into all of the bits more significant than 31. It also requires Bit-Manipulation (Zbb) extension support.
**Pseudocode**: x[8 + rd'] = zext(x[8 + rd'][31:0])
**Invalid values**: NONE
**Exception raised**: NONE
- **C.NOT**: Compressed Bitwise NOT
**Format**: c.not rd'