github-mirrors/cva6
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva6.git synced 2025-04-25 14:47:15 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 3

Fix synthesis problems in miss handler

Browse source
This commit is contained in:
Florian Zaruba 2018-02-22 00:28:25 +01:00
parent 8a326f76bb
commit aba53f37e0
No known key found for this signature in database
GPG key ID: E742FFE8EC38A792
1 changed files with 4 additions and 34 deletions
Download patch file Download diff file Expand all files Collapse all files

34
src/miss_handler.sv
View file

@ -566,6 +566,7 @@ module arbiter #(
data_gnt_o = '0; data_gnt_o = '0;
// read port // read port
data_rvalid_o = '0; data_rvalid_o = '0;
data_rdata_o = '0;
data_rdata_o[req_q.id] = data_rdata_i; data_rdata_o[req_q.id] = data_rdata_i;
case (state_q) case (state_q)
@ -608,38 +609,6 @@ module arbiter #(
default : /* default */; default : /* default */;
endcase endcase
end end
// // addressing read and full write
// always_comb begin : read_req_write
// automatic logic [$clog2(NR_PORTS)-1:0] request_index;
// request_index = 0;
// data_req_o = 1'b0;
// data_gnt_o = '0;
// // pass through all signals from the correct slave port
// address_o = address_i[request_index];
// data_wdata_o = data_wdata_i[request_index];
// data_be_o = data_be_i[request_index];
// data_size_o = data_size_i[request_index];
// data_we_o = data_we_i[request_index];
// data_gnt_o[gnt_id_i] = data_gnt_i;
// id_o = request_index;
// end
// // ------------
// // Read port
// // ------------
// always_comb begin : slave_read_port
// data_rvalid_o = '0;
// data_rdata_o = '0;
// // if there is a valid signal the FIFO should not be empty anyway
// if (data_rvalid_i) begin
// data_rvalid_o[id_i] = data_rvalid_i;
// data_rdata_o [id_i] = data_rdata_i;
// end
// end
always_ff @(posedge clk_i or negedge rst_ni) begin always_ff @(posedge clk_i or negedge rst_ni) begin
if (~rst_ni) begin if (~rst_ni) begin
@ -773,6 +742,7 @@ module axi_adapter #(
cache_line_d = cache_line_q; cache_line_d = cache_line_q;
addr_offset_d = addr_offset_q; addr_offset_d = addr_offset_q;
id_d = id_q; id_d = id_q;
index = '0;
case (state_q) case (state_q)