github-mirrors/cva6
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva6.git synced 2025-04-20 04:07:36 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

flist add vendorized obi references

Browse source
This commit is contained in:
Yannick Casamatta 2024-08-21 14:42:53 +02:00 • committed by JeanRochCoulon
parent ad2a053672
commit ce22b73d87
3 changed files with 12 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
Makefile
View file

@ -262,6 +262,7 @@ riscv-benchmarks := $(shell xargs printf '\n%s' < $(riscv-benchmarks-li
incdir := $(CVA6_REPO_DIR)/vendor/pulp-platform/common_cells/include/ $(CVA6_REPO_DIR)/vendor/pulp-platform/axi/include/ \
$(CVA6_REPO_DIR)/corev_apu/register_interface/include/ $(CVA6_REPO_DIR)/corev_apu/tb/common/ \
$(CVA6_REPO_DIR)/vendor/pulp-platform/axi/include/ \
$(CVA6_REPO_DIR)/vendor/pulp-platform/obi/include/ \
$(CVA6_REPO_DIR)/verif/core-v-verif/lib/uvm_agents/uvma_rvfi/ \
$(CVA6_REPO_DIR)/verif/core-v-verif/lib/uvm_components/uvmc_rvfi_reference_model/ \
$(CVA6_REPO_DIR)/verif/core-v-verif/lib/uvm_components/uvmc_rvfi_scoreboard/ \

10
core/Flist.cva6
View file

@ -31,6 +31,7 @@ ${CVA6_REPO_DIR}/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv
+incdir+${CVA6_REPO_DIR}/core/include/
+incdir+${CVA6_REPO_DIR}/vendor/pulp-platform/obi/include/
+incdir+${CVA6_REPO_DIR}/vendor/pulp-platform/common_cells/include/
+incdir+${CVA6_REPO_DIR}/vendor/pulp-platform/common_cells/src/
+incdir+${CVA6_REPO_DIR}/vendor/pulp-platform/axi/include/
@ -58,6 +59,7 @@ ${CVA6_REPO_DIR}/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
${CVA6_REPO_DIR}/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/obi/src/obi_pkg.sv
${CVA6_REPO_DIR}/core/include/config_pkg.sv
${CVA6_REPO_DIR}/core/include/${TARGET_CFG}_config_pkg.sv
${CVA6_REPO_DIR}/core/include/riscv_pkg.sv
@ -103,6 +105,14 @@ ${CVA6_REPO_DIR}/vendor/pulp-platform/common_cells/src/delta_counter.sv
//OBI
${CVA6_REPO_DIR}/vendor/pulp-platform/obi/src/obi_atop_resolver.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/obi/src/obi_demux.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/obi/src/obi_err_sbr.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/obi/src/obi_intf.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/obi/src/obi_mux.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/obi/src/obi_sram_shim.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/obi/src/obi_xbar.sv
// Top-level source files (not necessarily instantiated at the top of the cva6).
${CVA6_REPO_DIR}/core/cva6.sv
${CVA6_REPO_DIR}/core/cva6_rvfi_probes.sv

1
corev_apu/fpga/scripts/run.tcl
View file

@ -44,6 +44,7 @@ set_property include_dirs { \
"src/axi_sd_bridge/include" \
"../../vendor/pulp-platform/common_cells/include" \
"../../vendor/pulp-platform/axi/include" \
"../../vendor/pulp-platform/obi/include" \
"../../core/cache_subsystem/hpdcache/rtl/include" \
"../register_interface/include" \
"../../core/include" \