github-mirrors/cva6
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva6.git synced 2025-04-23 21:57:11 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 7

Remove timeunit definitions

Browse source
This commit is contained in:
Florian Zaruba 2018-07-17 01:04:27 +02:00
parent bc8cff782f
commit dadb186c9e
4 changed files with 5 additions and 12 deletions
Download patch file Download diff file Expand all files Collapse all files

11
Makefile
View file

@ -131,13 +131,10 @@ $(library):
vlib${questa_version} ${library}
sim: build
vsim${questa_version} -64 -lib ${library} ${top_level}_optimized +UVM_TESTNAME=${test_case} +BASEDIR=$(riscv-test-dir) \
+ASMTEST=$(riscv-test) $(uvm-flags) +UVM_VERBOSITY=HIGH -coverage -classdebug -sv_lib $(library)/ariane_dpi -do "do tb/wave/wave_core.do"
sim_nopt: build
vsim${questa_version} -64 -novopt -lib ${library} ${top_level} +UVM_TESTNAME=${test_case} +BASEDIR=$(riscv-test-dir) \
+ASMTEST=$(riscv-test) $(uvm-flags) +UVM_VERBOSITY=HIGH -coverage -classdebug -sv_lib $(library)/ariane_dpi -do "do tb/wave/wave_core.do"
vsim${questa_version} +permissive -64 -lib ${library} +UVM_TESTNAME=${test_case} +BASEDIR=$(riscv-test-dir) \
+ASMTEST=$(riscv-test) $(uvm-flags) +UVM_VERBOSITY=HIGH -coverage -classdebug -gblso $(RISCV)/lib/libfesvr.so \
-sv_lib $(library)/ariane_dpi \
-do "do tb/wave/wave_core.do" +permissive-off ${top_level}_optimized
simc: build
vsim${questa_version} +permissive -64 -c -lib ${library} +max-cycles=$(max_cycles) +UVM_TESTNAME=${test_case} \

2
include/ariane_pkg.sv
View file

@ -18,8 +18,6 @@
package ariane_pkg;
timeunit 1ns;
timeprecision 1ps;
// ---------------
// Global Config

2
src/util/instruction_tracer_pkg.sv
View file

@ -13,8 +13,6 @@
// Description: Instruction Tracer Package
package instruction_tracer_pkg;
timeunit 1ns;
timeprecision 1ps;
import ariane_pkg::*;
`ifndef SYNTHESIS

2
tb

@ -1 +1 @@
Subproject commit 569685a42f2de5732fafcbb3eaaebdb739746e07
Subproject commit b0c53b63d9d1209c5676f4cc2c5b5b5e99916283