Mmu design document (#2117)

2025-04-22 13:17:41 -04:00 · 2024-06-17 09:23:44 +02:00 · 2024-06-17 09:23:44 +02:00 · db088159eb
commit db088159eb
parent 802066bfd3
31 changed files with 2072 additions and 0 deletions
--- a/docs/03_cva6_design/MMU.rst
+++ b/docs/03_cva6_design/MMU.rst
--- a/docs/03_cva6_design/_static/LZC.png
+++ b/docs/03_cva6_design/_static/LZC.png
--- a/docs/03_cva6_design/_static/RR.png
+++ b/docs/03_cva6_design/_static/RR.png
--- a/docs/03_cva6_design/_static/cva6_tlb_entry.png
+++ b/docs/03_cva6_design/_static/cva6_tlb_entry.png
--- a/docs/03_cva6_design/_static/cva6_tlb_hit.png
+++ b/docs/03_cva6_design/_static/cva6_tlb_hit.png
--- a/docs/03_cva6_design/_static/in_out_tlb.png
+++ b/docs/03_cva6_design/_static/in_out_tlb.png
--- a/docs/03_cva6_design/_static/mmu_control_flow.png
+++ b/docs/03_cva6_design/_static/mmu_control_flow.png
--- a/docs/03_cva6_design/_static/mmu_in_out.png
+++ b/docs/03_cva6_design/_static/mmu_in_out.png
--- a/docs/03_cva6_design/_static/mmu_major_blocks.png
+++ b/docs/03_cva6_design/_static/mmu_major_blocks.png
--- a/docs/03_cva6_design/_static/nested_translation.png
+++ b/docs/03_cva6_design/_static/nested_translation.png
--- a/docs/03_cva6_design/_static/plru_tree_indexing.png
+++ b/docs/03_cva6_design/_static/plru_tree_indexing.png
--- a/docs/03_cva6_design/_static/ptw_dptw.png
+++ b/docs/03_cva6_design/_static/ptw_dptw.png
--- a/docs/03_cva6_design/_static/ptw_dptw_s.png
+++ b/docs/03_cva6_design/_static/ptw_dptw_s.png
--- a/docs/03_cva6_design/_static/ptw_idle.png
+++ b/docs/03_cva6_design/_static/ptw_idle.png
--- a/docs/03_cva6_design/_static/ptw_in_out.png
+++ b/docs/03_cva6_design/_static/ptw_in_out.png
--- a/docs/03_cva6_design/_static/ptw_iptw.png
+++ b/docs/03_cva6_design/_static/ptw_iptw.png
--- a/docs/03_cva6_design/_static/ptw_mis_sup.png
+++ b/docs/03_cva6_design/_static/ptw_mis_sup.png
--- a/docs/03_cva6_design/_static/ptw_nlvl.png
+++ b/docs/03_cva6_design/_static/ptw_nlvl.png
--- a/docs/03_cva6_design/_static/ptw_pte_1.png
+++ b/docs/03_cva6_design/_static/ptw_pte_1.png
--- a/docs/03_cva6_design/_static/ptw_pte_flowchart.png
+++ b/docs/03_cva6_design/_static/ptw_pte_flowchart.png
--- a/docs/03_cva6_design/_static/ptw_state_diagram.png
+++ b/docs/03_cva6_design/_static/ptw_state_diagram.png
--- a/docs/03_cva6_design/_static/replacement_entry.png
+++ b/docs/03_cva6_design/_static/replacement_entry.png
--- a/docs/03_cva6_design/_static/sfence_vaddr_asid.png
+++ b/docs/03_cva6_design/_static/sfence_vaddr_asid.png
--- a/docs/03_cva6_design/_static/sfence_vaddr_x0.png
+++ b/docs/03_cva6_design/_static/sfence_vaddr_x0.png
--- a/docs/03_cva6_design/_static/sfence_x0_asid.png
+++ b/docs/03_cva6_design/_static/sfence_x0_asid.png
--- a/docs/03_cva6_design/_static/sfence_x0_x0.png
+++ b/docs/03_cva6_design/_static/sfence_x0_x0.png
--- a/docs/03_cva6_design/_static/shared_tlb.png
+++ b/docs/03_cva6_design/_static/shared_tlb.png
--- a/docs/03_cva6_design/_static/shared_tlb_in_out.png
+++ b/docs/03_cva6_design/_static/shared_tlb_in_out.png
--- a/docs/03_cva6_design/_static/shared_tlb_set.png
+++ b/docs/03_cva6_design/_static/shared_tlb_set.png
--- a/docs/03_cva6_design/_static/update_tree.png
+++ b/docs/03_cva6_design/_static/update_tree.png
--- a/docs/03_cva6_design/index.rst
+++ b/docs/03_cva6_design/index.rst
@ -30,6 +30,7 @@ Editor: **Florian Zaruba**
   id_stage
   issue_stage
   ex_stage
+   MMU
   commit_stage

 Indices and tables