github-mirrors/cva6
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva6.git synced 2025-04-22 05:07:21 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 5

Remove verilator_work files (#975)

Browse source
This commit is contained in:
JeanRochCoulon 2022-10-13 08:02:01 +02:00 • committed by GitHub
parent d9567d7eca
commit df920cda7e
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
75 changed files with 0 additions and 298492 deletions
Download patch file Download diff file Expand all files Collapse all files

BIN
core/example_tb/verilator_work/Vcva6_core_only_tb
View file

Binary file not shown.

7664
core/example_tb/verilator_work/Vcva6_core_only_tb.cpp
View file

File diff suppressed because it is too large Load diff

6
core/example_tb/verilator_work/Vcva6_core_only_tb.d
View file

@ -1,6 +0,0 @@
Vcva6_core_only_tb.o: Vcva6_core_only_tb.cpp Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

3227
core/example_tb/verilator_work/Vcva6_core_only_tb.h
View file

File diff suppressed because it is too large Load diff

66
core/example_tb/verilator_work/Vcva6_core_only_tb.mk
View file

@ -1,66 +0,0 @@
# Verilated -*- Makefile -*-
# DESCRIPTION: Verilator output: Makefile for building Verilated archive or executable
#
# Execute this makefile from the object directory:
# make -f Vcva6_core_only_tb.mk
default: Vcva6_core_only_tb
### Constants...
# Perl executable (from $PERL)
PERL = perl
# Path to Verilator kit (from $VERILATOR_ROOT)
VERILATOR_ROOT = /usr/local/share/verilator
# SystemC include directory with systemc.h (from $SYSTEMC_INCLUDE)
SYSTEMC_INCLUDE ?=
# SystemC library directory with libsystemc.a (from $SYSTEMC_LIBDIR)
SYSTEMC_LIBDIR ?=
### Switches...
# SystemC output mode? 0/1 (from --sc)
VM_SC = 0
# Legacy or SystemC output mode? 0/1 (from --sc)
VM_SP_OR_SC = $(VM_SC)
# Deprecated
VM_PCLI = 1
# Deprecated: SystemC architecture to find link library path (from $SYSTEMC_ARCH)
VM_SC_TARGET_ARCH = linux
### Vars...
# Design prefix (from --prefix)
VM_PREFIX = Vcva6_core_only_tb
# Module prefix (from --prefix)
VM_MODPREFIX = Vcva6_core_only_tb
# User CFLAGS (from -CFLAGS on Verilator command line)
VM_USER_CFLAGS = \
# User LDLIBS (from -LDFLAGS on Verilator command line)
VM_USER_LDLIBS = \
# User .cpp files (from .cpp's on Verilator command line)
VM_USER_CLASSES = \
cva6_tb_verilator \
# User .cpp directories (from .cpp's on Verilator command line)
VM_USER_DIR = \
/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/example_tb/ \
### Default rules...
# Include list of all generated classes
include Vcva6_core_only_tb_classes.mk
# Include global rules
include $(VERILATOR_ROOT)/include/verilated.mk
### Executable rules... (from --exe)
VPATH += $(VM_USER_DIR)
cva6_tb_verilator.o: /home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/example_tb//cva6_tb_verilator.cpp
$(OBJCACHE) $(CXX) $(CXXFLAGS) $(CPPFLAGS) $(OPT_FAST) -c -o $@ $<
### Link rules... (from --exe)
Vcva6_core_only_tb: $(VK_USER_OBJS) $(VK_GLOBAL_OBJS) $(VM_PREFIX)__ALL.a $(VM_HIER_LIBS)
$(LINK) $(LDFLAGS) $^ $(LOADLIBES) $(LDLIBS) $(LIBS) $(SC_LIBS) -o $@
# Verilated -*- Makefile -*-

8
core/example_tb/verilator_work/Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.cpp
View file

@ -1,8 +0,0 @@
// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vcva6_core_only_tb.h for the primary calling header
#include "Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h"
#include "Vcva6_core_only_tb__Syms.h"
//==========

8
core/example_tb/verilator_work/Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.d
View file

@ -1,8 +0,0 @@
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.o: \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.cpp \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb.h \
Vcva6_core_only_tb___024unit.h

51
core/example_tb/verilator_work/Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h
View file

@ -1,51 +0,0 @@
// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vcva6_core_only_tb.h for the primary calling header
#ifndef _VCVA6_CORE_ONLY_TB_AXI_BUS__A40_AB40_AC5_AD1_H_
#define _VCVA6_CORE_ONLY_TB_AXI_BUS__A40_AB40_AC5_AD1_H_ // guard
#include "verilated_heavy.h"
//==========
class Vcva6_core_only_tb__Syms;
//----------
VL_MODULE(Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1) {
public:
// LOCAL SIGNALS
CData/*0:0*/ aw_ready;
CData/*0:0*/ w_ready;
CData/*4:0*/ b_id;
CData/*0:0*/ b_valid;
CData/*0:0*/ ar_ready;
CData/*4:0*/ r_id;
CData/*0:0*/ r_last;
CData/*0:0*/ r_valid;
QData/*63:0*/ r_data;
// INTERNAL VARIABLES
private:
Vcva6_core_only_tb__Syms* __VlSymsp; // Symbol table
public:
// CONSTRUCTORS
private:
VL_UNCOPYABLE(Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1); ///< Copying not allowed
public:
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1(const char* name = "TOP");
~Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1();
// INTERNAL METHODS
void __Vconfigure(Vcva6_core_only_tb__Syms* symsp, bool first);
private:
void _ctor_var_reset() VL_ATTR_COLD;
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);
//----------
#endif // guard

37
core/example_tb/verilator_work/Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1__Slow.cpp
View file

@ -1,37 +0,0 @@
// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vcva6_core_only_tb.h for the primary calling header
#include "Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h"
#include "Vcva6_core_only_tb__Syms.h"
//==========
VL_CTOR_IMP(Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1) {
// Reset internal values
// Reset structure values
_ctor_var_reset();
}
void Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1::__Vconfigure(Vcva6_core_only_tb__Syms* vlSymsp, bool first) {
if (false && first) {} // Prevent unused
this->__VlSymsp = vlSymsp;
if (false && this->__VlSymsp) {} // Prevent unused
}
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1::~Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1() {
}
void Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1::_ctor_var_reset() {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1::_ctor_var_reset\n"); );
// Body
aw_ready = VL_RAND_RESET_I(1);
w_ready = VL_RAND_RESET_I(1);
b_id = VL_RAND_RESET_I(5);
b_valid = VL_RAND_RESET_I(1);
ar_ready = VL_RAND_RESET_I(1);
r_id = VL_RAND_RESET_I(5);
r_data = VL_RAND_RESET_Q(64);
r_last = VL_RAND_RESET_I(1);
r_valid = VL_RAND_RESET_I(1);
}

8
core/example_tb/verilator_work/Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1__Slow.d
View file

@ -1,8 +0,0 @@
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1__Slow.o: \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1__Slow.cpp \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb.h \
Vcva6_core_only_tb___024unit.h

21631
core/example_tb/verilator_work/Vcva6_core_only_tb__1.cpp
View file

File diff suppressed because it is too large Load diff

6
core/example_tb/verilator_work/Vcva6_core_only_tb__1.d
View file

@ -1,6 +0,0 @@
Vcva6_core_only_tb__1.o: Vcva6_core_only_tb__1.cpp Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

12483
core/example_tb/verilator_work/Vcva6_core_only_tb__10.cpp
View file

File diff suppressed because it is too large Load diff

6
core/example_tb/verilator_work/Vcva6_core_only_tb__10.d
View file

@ -1,6 +0,0 @@
Vcva6_core_only_tb__10.o: Vcva6_core_only_tb__10.cpp Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

11670
core/example_tb/verilator_work/Vcva6_core_only_tb__10__Slow.cpp
View file

File diff suppressed because it is too large Load diff

7
core/example_tb/verilator_work/Vcva6_core_only_tb__10__Slow.d
View file

@ -1,7 +0,0 @@
Vcva6_core_only_tb__10__Slow.o: Vcva6_core_only_tb__10__Slow.cpp \
Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

9605
core/example_tb/verilator_work/Vcva6_core_only_tb__11.cpp
View file

File diff suppressed because it is too large Load diff

6
core/example_tb/verilator_work/Vcva6_core_only_tb__11.d
View file

@ -1,6 +0,0 @@
Vcva6_core_only_tb__11.o: Vcva6_core_only_tb__11.cpp Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

9538
core/example_tb/verilator_work/Vcva6_core_only_tb__11__Slow.cpp
View file

File diff suppressed because it is too large Load diff

7
core/example_tb/verilator_work/Vcva6_core_only_tb__11__Slow.d
View file

@ -1,7 +0,0 @@
Vcva6_core_only_tb__11__Slow.o: Vcva6_core_only_tb__11__Slow.cpp \
Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

2708
core/example_tb/verilator_work/Vcva6_core_only_tb__12.cpp
View file

File diff suppressed because one or more lines are too long

6
core/example_tb/verilator_work/Vcva6_core_only_tb__12.d
View file

@ -1,6 +0,0 @@
Vcva6_core_only_tb__12.o: Vcva6_core_only_tb__12.cpp Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

3240
core/example_tb/verilator_work/Vcva6_core_only_tb__12__Slow.cpp
View file

File diff suppressed because it is too large Load diff

7
core/example_tb/verilator_work/Vcva6_core_only_tb__12__Slow.d
View file

@ -1,7 +0,0 @@
Vcva6_core_only_tb__12__Slow.o: Vcva6_core_only_tb__12__Slow.cpp \
Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

17141
core/example_tb/verilator_work/Vcva6_core_only_tb__1__Slow.cpp
View file

File diff suppressed because it is too large Load diff

7
core/example_tb/verilator_work/Vcva6_core_only_tb__1__Slow.d
View file

@ -1,7 +0,0 @@
Vcva6_core_only_tb__1__Slow.o: Vcva6_core_only_tb__1__Slow.cpp \
Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

16855
core/example_tb/verilator_work/Vcva6_core_only_tb__2.cpp
View file

File diff suppressed because it is too large Load diff

6
core/example_tb/verilator_work/Vcva6_core_only_tb__2.d
View file

@ -1,6 +0,0 @@
Vcva6_core_only_tb__2.o: Vcva6_core_only_tb__2.cpp Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

13697
core/example_tb/verilator_work/Vcva6_core_only_tb__2__Slow.cpp
View file

File diff suppressed because it is too large Load diff

7
core/example_tb/verilator_work/Vcva6_core_only_tb__2__Slow.d
View file

@ -1,7 +0,0 @@
Vcva6_core_only_tb__2__Slow.o: Vcva6_core_only_tb__2__Slow.cpp \
Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

10616
core/example_tb/verilator_work/Vcva6_core_only_tb__3.cpp
View file

File diff suppressed because it is too large Load diff

6
core/example_tb/verilator_work/Vcva6_core_only_tb__3.d
View file

@ -1,6 +0,0 @@
Vcva6_core_only_tb__3.o: Vcva6_core_only_tb__3.cpp Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

9211
core/example_tb/verilator_work/Vcva6_core_only_tb__3__Slow.cpp
View file

File diff suppressed because it is too large Load diff

7
core/example_tb/verilator_work/Vcva6_core_only_tb__3__Slow.d
View file

@ -1,7 +0,0 @@
Vcva6_core_only_tb__3__Slow.o: Vcva6_core_only_tb__3__Slow.cpp \
Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

9746
core/example_tb/verilator_work/Vcva6_core_only_tb__4.cpp
View file

File diff suppressed because it is too large Load diff

6
core/example_tb/verilator_work/Vcva6_core_only_tb__4.d
View file

@ -1,6 +0,0 @@
Vcva6_core_only_tb__4.o: Vcva6_core_only_tb__4.cpp Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

11764
core/example_tb/verilator_work/Vcva6_core_only_tb__4__Slow.cpp
View file

File diff suppressed because it is too large Load diff

7
core/example_tb/verilator_work/Vcva6_core_only_tb__4__Slow.d
View file

@ -1,7 +0,0 @@
Vcva6_core_only_tb__4__Slow.o: Vcva6_core_only_tb__4__Slow.cpp \
Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

13209
core/example_tb/verilator_work/Vcva6_core_only_tb__5.cpp
View file

File diff suppressed because it is too large Load diff

6
core/example_tb/verilator_work/Vcva6_core_only_tb__5.d
View file

@ -1,6 +0,0 @@
Vcva6_core_only_tb__5.o: Vcva6_core_only_tb__5.cpp Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

10865
core/example_tb/verilator_work/Vcva6_core_only_tb__5__Slow.cpp
View file

File diff suppressed because it is too large Load diff

7
core/example_tb/verilator_work/Vcva6_core_only_tb__5__Slow.d
View file

@ -1,7 +0,0 @@
Vcva6_core_only_tb__5__Slow.o: Vcva6_core_only_tb__5__Slow.cpp \
Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

13370
core/example_tb/verilator_work/Vcva6_core_only_tb__6.cpp
View file

File diff suppressed because it is too large Load diff

6
core/example_tb/verilator_work/Vcva6_core_only_tb__6.d
View file

@ -1,6 +0,0 @@
Vcva6_core_only_tb__6.o: Vcva6_core_only_tb__6.cpp Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

8647
core/example_tb/verilator_work/Vcva6_core_only_tb__6__Slow.cpp
View file

File diff suppressed because it is too large Load diff

7
core/example_tb/verilator_work/Vcva6_core_only_tb__6__Slow.d
View file

@ -1,7 +0,0 @@
Vcva6_core_only_tb__6__Slow.o: Vcva6_core_only_tb__6__Slow.cpp \
Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

9566
core/example_tb/verilator_work/Vcva6_core_only_tb__7.cpp
View file

File diff suppressed because it is too large Load diff

6
core/example_tb/verilator_work/Vcva6_core_only_tb__7.d
View file

@ -1,6 +0,0 @@
Vcva6_core_only_tb__7.o: Vcva6_core_only_tb__7.cpp Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

13405
core/example_tb/verilator_work/Vcva6_core_only_tb__7__Slow.cpp
View file

File diff suppressed because it is too large Load diff

7
core/example_tb/verilator_work/Vcva6_core_only_tb__7__Slow.d
View file

@ -1,7 +0,0 @@
Vcva6_core_only_tb__7__Slow.o: Vcva6_core_only_tb__7__Slow.cpp \
Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

9839
core/example_tb/verilator_work/Vcva6_core_only_tb__8.cpp
View file

File diff suppressed because it is too large Load diff

6
core/example_tb/verilator_work/Vcva6_core_only_tb__8.d
View file

@ -1,6 +0,0 @@
Vcva6_core_only_tb__8.o: Vcva6_core_only_tb__8.cpp Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

12376
core/example_tb/verilator_work/Vcva6_core_only_tb__8__Slow.cpp
View file

File diff suppressed because it is too large Load diff

7
core/example_tb/verilator_work/Vcva6_core_only_tb__8__Slow.d
View file

@ -1,7 +0,0 @@
Vcva6_core_only_tb__8__Slow.o: Vcva6_core_only_tb__8__Slow.cpp \
Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

12175
core/example_tb/verilator_work/Vcva6_core_only_tb__9.cpp
View file

File diff suppressed because it is too large Load diff

6
core/example_tb/verilator_work/Vcva6_core_only_tb__9.d
View file

@ -1,6 +0,0 @@
Vcva6_core_only_tb__9.o: Vcva6_core_only_tb__9.cpp Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

12336
core/example_tb/verilator_work/Vcva6_core_only_tb__9__Slow.cpp
View file

File diff suppressed because it is too large Load diff

7
core/example_tb/verilator_work/Vcva6_core_only_tb__9__Slow.d
View file

@ -1,7 +0,0 @@
Vcva6_core_only_tb__9__Slow.o: Vcva6_core_only_tb__9__Slow.cpp \
Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

BIN
core/example_tb/verilator_work/Vcva6_core_only_tb__ALL.a
View file

Binary file not shown.

11140
core/example_tb/verilator_work/Vcva6_core_only_tb__Slow.cpp
View file

File diff suppressed because it is too large Load diff

7
core/example_tb/verilator_work/Vcva6_core_only_tb__Slow.d
View file

@ -1,7 +0,0 @@
Vcva6_core_only_tb__Slow.o: Vcva6_core_only_tb__Slow.cpp \
Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

38
core/example_tb/verilator_work/Vcva6_core_only_tb__Syms.cpp
View file

@ -1,38 +0,0 @@
// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Symbol table implementation internals
#include "Vcva6_core_only_tb__Syms.h"
#include "Vcva6_core_only_tb.h"
#include "Vcva6_core_only_tb___024unit.h"
#include "Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h"
// FUNCTIONS
Vcva6_core_only_tb__Syms::~Vcva6_core_only_tb__Syms()
{
// Tear down scope hierarchy
}
Vcva6_core_only_tb__Syms::Vcva6_core_only_tb__Syms(Vcva6_core_only_tb* topp, const char* namep)
// Setup locals
: __Vm_namep(namep)
, __Vm_didInit(false)
// Setup submodule names
, TOP__cva6_core_only_tb__DOT__cva6_axi_bus(Verilated::catName(topp->name(), "cva6_core_only_tb.cva6_axi_bus"))
{
// Pointer to top level
TOPp = topp;
// Setup each module's pointers to their submodules
TOPp->__PVT__cva6_core_only_tb__DOT__cva6_axi_bus = &TOP__cva6_core_only_tb__DOT__cva6_axi_bus;
// Setup each module's pointer back to symbol table (for public functions)
TOPp->__Vconfigure(this, true);
TOP__cva6_core_only_tb__DOT__cva6_axi_bus.__Vconfigure(this, true);
// Setup scopes
__Vscope_cva6_core_only_tb.configure(this, name(), "cva6_core_only_tb", "cva6_core_only_tb", -12, VerilatedScope::SCOPE_OTHER);
// Set up scope hierarchy
}

7
core/example_tb/verilator_work/Vcva6_core_only_tb__Syms.d
View file

@ -1,7 +0,0 @@
Vcva6_core_only_tb__Syms.o: Vcva6_core_only_tb__Syms.cpp \
Vcva6_core_only_tb__Syms.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h Vcva6_core_only_tb.h \
Vcva6_core_only_tb___024unit.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

44
core/example_tb/verilator_work/Vcva6_core_only_tb__Syms.h
View file

@ -1,44 +0,0 @@
// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Symbol table internal header
//
// Internal details; most calling programs do not need this header,
// unless using verilator public meta comments.
#ifndef _VCVA6_CORE_ONLY_TB__SYMS_H_
#define _VCVA6_CORE_ONLY_TB__SYMS_H_ // guard
#include "verilated_heavy.h"
// INCLUDE MODULE CLASSES
#include "Vcva6_core_only_tb.h"
#include "Vcva6_core_only_tb___024unit.h"
#include "Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h"
// SYMS CLASS
class Vcva6_core_only_tb__Syms : public VerilatedSyms {
public:
// LOCAL STATE
const char* __Vm_namep;
bool __Vm_didInit;
// SUBCELL STATE
Vcva6_core_only_tb* TOPp;
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1 TOP__cva6_core_only_tb__DOT__cva6_axi_bus;
// SCOPE NAMES
VerilatedScope __Vscope_cva6_core_only_tb;
// SCOPE HIERARCHY
VerilatedHierarchy __Vhier;
// CREATORS
Vcva6_core_only_tb__Syms(Vcva6_core_only_tb* topp, const char* namep);
~Vcva6_core_only_tb__Syms();
// METHODS
inline const char* name() { return __Vm_namep; }
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);
#endif // guard

8
core/example_tb/verilator_work/Vcva6_core_only_tb___024unit.cpp
View file

@ -1,8 +0,0 @@
// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vcva6_core_only_tb.h for the primary calling header
#include "Vcva6_core_only_tb___024unit.h"
#include "Vcva6_core_only_tb__Syms.h"
//==========

7
core/example_tb/verilator_work/Vcva6_core_only_tb___024unit.d
View file

@ -1,7 +0,0 @@
Vcva6_core_only_tb___024unit.o: Vcva6_core_only_tb___024unit.cpp \
Vcva6_core_only_tb___024unit.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

40
core/example_tb/verilator_work/Vcva6_core_only_tb___024unit.h
View file

@ -1,40 +0,0 @@
// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vcva6_core_only_tb.h for the primary calling header
#ifndef _VCVA6_CORE_ONLY_TB___024UNIT_H_
#define _VCVA6_CORE_ONLY_TB___024UNIT_H_ // guard
#include "verilated_heavy.h"
//==========
class Vcva6_core_only_tb__Syms;
//----------
VL_MODULE(Vcva6_core_only_tb___024unit) {
public:
// INTERNAL VARIABLES
private:
Vcva6_core_only_tb__Syms* __VlSymsp; // Symbol table
public:
// CONSTRUCTORS
private:
VL_UNCOPYABLE(Vcva6_core_only_tb___024unit); ///< Copying not allowed
public:
Vcva6_core_only_tb___024unit(const char* name = "TOP");
~Vcva6_core_only_tb___024unit();
// INTERNAL METHODS
void __Vconfigure(Vcva6_core_only_tb__Syms* symsp, bool first);
private:
void _ctor_var_reset() VL_ATTR_COLD;
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);
//----------
#endif // guard

27
core/example_tb/verilator_work/Vcva6_core_only_tb___024unit__Slow.cpp
View file

@ -1,27 +0,0 @@
// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vcva6_core_only_tb.h for the primary calling header
#include "Vcva6_core_only_tb___024unit.h"
#include "Vcva6_core_only_tb__Syms.h"
//==========
VL_CTOR_IMP(Vcva6_core_only_tb___024unit) {
// Reset internal values
// Reset structure values
_ctor_var_reset();
}
void Vcva6_core_only_tb___024unit::__Vconfigure(Vcva6_core_only_tb__Syms* vlSymsp, bool first) {
if (false && first) {} // Prevent unused
this->__VlSymsp = vlSymsp;
if (false && this->__VlSymsp) {} // Prevent unused
}
Vcva6_core_only_tb___024unit::~Vcva6_core_only_tb___024unit() {
}
void Vcva6_core_only_tb___024unit::_ctor_var_reset() {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vcva6_core_only_tb___024unit::_ctor_var_reset\n"); );
}

7
core/example_tb/verilator_work/Vcva6_core_only_tb___024unit__Slow.d
View file

@ -1,7 +0,0 @@
Vcva6_core_only_tb___024unit__Slow.o: \
Vcva6_core_only_tb___024unit__Slow.cpp Vcva6_core_only_tb___024unit.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
Vcva6_core_only_tb__Syms.h Vcva6_core_only_tb.h \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h

1
core/example_tb/verilator_work/Vcva6_core_only_tb__ver.d
View file

File diff suppressed because one or more lines are too long

138
core/example_tb/verilator_work/Vcva6_core_only_tb__verFiles.dat
View file

@ -1,138 +0,0 @@
# DESCRIPTION: Verilator output: Timestamp data for --skip-identical. Delete at will.
C "-Werror-PINMISSING -Werror-IMPLICIT -Wno-fatal -Wno-PINCONNECTEMPTY -Wno-ASSIGNDLY -Wno-DECLFILENAME -Wno-UNUSED -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wno-style -Wall --cc --vpi --exe --top-module cva6_core_only_tb --Mdir verilator_work -O3 -f /home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/example_tb//Flist.cva6 -f /home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/example_tb//Flist.cva6_tb /home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/example_tb//cva6_tb_verilator.cpp"
S 3142 15604365 1620661513 957771900 1620661513 957771900 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/common/local/util/axi_master_connect.sv"
S 8815 15604376 1620661513 961771908 1620661513 961771908 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/common/local/util/instr_tracer.sv"
S 2548 15604378 1620661513 961771908 1620661513 961771908 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/common/local/util/instr_tracer_if.sv"
S 3848 15604382 1620661513 961771908 1620661513 961771908 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/common/local/util/sram.sv"
S 9339 15732716 1620661681 314069464 1620661681 314069464 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/common/submodules/common_cells/include//common_cells/registers.svh"
S 3473 15732732 1620661681 318069471 1620661681 318069471 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/common/submodules/common_cells/src/exp_backoff.sv"
S 6279 15732734 1620661681 318069471 1620661681 318069471 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/common/submodules/common_cells/src/fifo_v3.sv"
S 2090 15732739 1620661681 318069471 1620661681 318069471 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/common/submodules/common_cells/src/lfsr_8bit.sv"
S 4440 15732740 1620661681 318069471 1620661681 318069471 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/common/submodules/common_cells/src/lzc.sv"
S 2547 15732746 1620661681 322069478 1620661681 322069478 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/common/submodules/common_cells/src/popcount.sv"
S 10304 15732747 1620661681 322069478 1620661681 322069478 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/common/submodules/common_cells/src/rr_arb_tree.sv"
S 1843 15732751 1620661681 322069478 1620661681 322069478 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/common/submodules/common_cells/src/shift_reg.sv"
S 902 15732765 1620661681 322069478 1620661681 322069478 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/common/submodules/common_cells/src/unread.sv"
S 6834 15604389 1620661513 961771908 1620661513 961771908 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/alu.sv"
S 3623 15604390 1620661513 961771908 1620661513 961771908 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/amo_buffer.sv"
S 39015 15604392 1620661513 961771908 1620661513 961771908 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/ariane.sv"
S 3142 15604395 1620661513 961771908 1620661513 961771908 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/ariane_regfile_ff.sv"
S 10433 15604399 1620661513 961771908 1620661513 961771908 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/axi_shim.sv"
S 5828 15604400 1620661513 961771908 1620661513 961771908 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/branch_unit.sv"
S 22857 15604406 1620661513 965771915 1620661513 965771915 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/cache_subsystem/cva6_icache.sv"
S 22463 15604416 1620661513 969771922 1620661513 969771922 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/cache_subsystem/wt_axi_adapter.sv"
S 8978 15604419 1620661513 969771922 1620661513 969771922 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/cache_subsystem/wt_cache_subsystem.sv"
S 13612 15604420 1620661513 969771922 1620661513 969771922 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/cache_subsystem/wt_dcache.sv"
S 10949 15604421 1620661513 969771922 1620661513 969771922 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/cache_subsystem/wt_dcache_ctrl.sv"
S 15564 15604422 1620661513 969771922 1620661513 969771922 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/cache_subsystem/wt_dcache_mem.sv"
S 23524 15604423 1620661513 969771922 1620661513 969771922 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/cache_subsystem/wt_dcache_missunit.sv"
S 23003 15604424 1620661513 969771922 1620661513 969771922 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/cache_subsystem/wt_dcache_wbuffer.sv"
S 14809 15604426 1620661513 973771930 1620661513 973771930 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/commit_stage.sv"
S 14480 15604427 1620661513 973771930 1620661513 973771930 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/compressed_decoder.sv"
S 7571 15604429 1620661513 973771930 1620661513 973771930 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/controller.sv"
S 3011 15604434 1620661513 973771930 1620661513 973771930 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/csr_buffer.sv"
S 60027 15604435 1620661513 973771930 1620661513 973771930 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/csr_regfile.sv"
S 71727 15604437 1620661513 973771930 1620661513 973771930 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/decoder.sv"
S 14349 15604445 1620661513 977771937 1620661513 977771937 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/ex_stage.sv"
S 6274 15604448 1620661513 977771937 1620661513 977771937 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/example_tb//Flist.cva6"
S 1338 15604452 1620661513 977771937 1620661513 977771937 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/example_tb//Flist.cva6_tb"
S 6722 15604482 1620661513 981771944 1620661513 981771944 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/example_tb//cva6_tb.sv"
S 7322 15604485 1620661513 981771944 1620661513 981771944 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/example_tb//tb_components/cva6_core_tb_sram.sv"
S 38245 16392693 1620661681 490069767 1620661681 490069767 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/fpu/src/fpnew_cast_multi.sv"
S 2899 16392694 1620661681 490069767 1620661681 490069767 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/fpu/src/fpnew_classifier.sv"
S 15407 16392695 1620661681 490069767 1620661681 490069767 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/fpu/src/fpnew_divsqrt_multi.sv"
S 34532 16392696 1620661681 490069767 1620661681 490069767 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/fpu/src/fpnew_fma.sv"
S 42996 16392697 1620661681 490069767 1620661681 490069767 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/fpu/src/fpnew_fma_multi.sv"
S 18183 16392698 1620661681 490069767 1620661681 490069767 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/fpu/src/fpnew_noncomp.sv"
S 9327 16392699 1620661681 494069774 1620661681 494069774 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/fpu/src/fpnew_opgroup_block.sv"
S 12290 16392700 1620661681 494069774 1620661681 494069774 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/fpu/src/fpnew_opgroup_fmt_slice.sv"
S 18905 16392701 1620661681 494069774 1620661681 494069774 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/fpu/src/fpnew_opgroup_multifmt_slice.sv"
S 17635 16392702 1620661681 494069774 1620661681 494069774 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/fpu/src/fpnew_pkg.sv"
S 3518 16392703 1620661681 494069774 1620661681 494069774 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/fpu/src/fpnew_rounding.sv"
S 6508 16392704 1620661681 494069774 1620661681 494069774 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/fpu/src/fpnew_top.sv"
S 156580 21497894 1620661685 118076021 1620661685 118076021 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv"
S 3630 21497901 1620661685 118076021 1620661685 118076021 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv"
S 8195 21497905 1620661685 118076021 1620661685 118076021 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv"
S 3228 21497906 1620661685 118076021 1620661685 118076021 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv"
S 20665 21497911 1620661685 118076021 1620661685 118076021 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv"
S 6421 21497912 1620661685 118076021 1620661685 118076021 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv"
S 16292 21497913 1620661685 118076021 1620661685 118076021 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv"
S 22127 15604488 1620661513 981771944 1620661513 981771944 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/fpu_wrap.sv"
S 4783 15604492 1620661513 981771944 1620661513 981771944 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/frontend/bht.sv"
S 4103 15604493 1620661513 981771944 1620661513 981771944 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/frontend/btb.sv"
S 19778 15604494 1620661513 981771944 1620661513 981771944 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/frontend/frontend.sv"
S 16225 15604498 1620661513 981771944 1620661513 981771944 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/frontend/instr_queue.sv"
S 3833 15604500 1620661513 981771944 1620661513 981771944 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/frontend/instr_scan.sv"
S 2258 15604501 1620661513 981771944 1620661513 981771944 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/frontend/ras.sv"
S 5751 15604502 1620661513 981771944 1620661513 981771944 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/id_stage.sv"
S 3289 15604504 1620661513 981771944 1620661513 981771944 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/include/ariane_axi_pkg.sv"
S 38440 15604505 1620661513 985771952 1620661513 985771952 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/include/ariane_pkg.sv"
S 9656 15604506 1620661513 985771952 1620661513 985771952 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/include/axi_intf.sv"
S 13208 15604507 1620661513 985771952 1620661513 985771952 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/include/instr_tracer_pkg.sv"
S 26467 15604508 1620661513 985771952 1620661513 985771952 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/include/riscv_pkg.sv"
S 3467 15604509 1620661513 985771952 1620661513 985771952 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/include/std_cache_pkg.sv"
S 16683 15604510 1620661513 985771952 1620661513 985771952 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/include/wt_cache_pkg.sv"
S 16574 15604511 1620661513 985771952 1620661513 985771952 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/instr_realign.sv"
S 20275 15604512 1620661513 985771952 1620661513 985771952 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/issue_read_operands.sv"
S 9781 15604513 1620661513 985771952 1620661513 985771952 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/issue_stage.sv"
S 19300 15604514 1620661513 985771952 1620661513 985771952 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/load_store_unit.sv"
S 19525 15604515 1620661513 985771952 1620661513 985771952 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/load_unit.sv"
S 22041 15604516 1620661513 985771952 1620661513 985771952 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/mmu.sv"
S 5740 15604517 1620661513 985771952 1620661513 985771952 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/mult.sv"
S 4058 15604518 1620661513 985771952 1620661513 985771952 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/multiplier.sv"
S 5605 15604519 1620661513 985771952 1620661513 985771952 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/perf_counters.sv"
S 3561 15604538 1620661513 989771959 1620661513 989771959 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/pmp/src/pmp.sv"
S 4085 15604539 1620661513 989771959 1620661513 989771959 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/pmp/src/pmp_entry.sv"
S 18109 15604556 1620661513 989771959 1620661513 989771959 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/ptw.sv"
S 4909 15604557 1620661513 989771959 1620661513 989771959 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/re_name.sv"
S 17829 15604572 1620661513 989771959 1620661513 989771959 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/scoreboard.sv"
S 8316 15604573 1620661513 989771959 1620661513 989771959 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/serdiv.sv"
S 14305 15604574 1620661513 989771959 1620661513 989771959 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/store_buffer.sv"
S 10768 15604575 1620661513 989771959 1620661513 989771959 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/store_unit.sv"
S 12405 15604576 1620661513 989771959 1620661513 989771959 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/tlb.sv"
S 3444 22806677 1620661685 322076372 1620661685 322076372 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/corev_apu/axi/src/axi_pkg.sv"
S 12693 22806693 1620661685 406076517 1620661685 406076517 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/corev_apu/axi_mem_if/src/axi2mem.sv"
S 6026 22806750 1620661685 562076786 1620661685 562076786 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/corev_apu/fpga-support/rtl/SyncSpRamBeNx64.sv"
S 12665 16781409 1620661686 50077626 1620661686 50077626 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/corev_apu/riscv-dbg/src/dm_pkg.sv"
S 5121 15862076 1620661514 45772062 1620661514 45772062 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/corev_apu/tb/ariane_axi_soc_pkg.sv"
S 3474 15862081 1620661514 45772062 1620661514 45772062 "/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/corev_apu/tb/ariane_soc_pkg.sv"
S 9875336 3019501 1613400408 154080415 1613400408 154080415 "/usr/local/bin/verilator_bin"
T 1394740 18481997 1620661719 610135121 1620661719 610135121 "verilator_work/Vcva6_core_only_tb.cpp"
T 504991 18481695 1620661719 346134671 1620661719 346134671 "verilator_work/Vcva6_core_only_tb.h"
T 2014 18482151 1620661719 850135530 1620661719 850135530 "verilator_work/Vcva6_core_only_tb.mk"
T 261 18482147 1620661719 850135530 1620661719 850135530 "verilator_work/Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.cpp"
T 1279 18482137 1620661719 850135530 1620661719 850135530 "verilator_work/Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1.h"
T 1251 18482140 1620661719 850135530 1620661719 850135530 "verilator_work/Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1__Slow.cpp"
T 2451050 18482001 1620661719 642135176 1620661719 642135176 "verilator_work/Vcva6_core_only_tb__1.cpp"
T 1340450 18482018 1620661719 822135482 1620661719 822135482 "verilator_work/Vcva6_core_only_tb__10.cpp"
T 1358786 18481992 1620661719 574135060 1620661719 574135060 "verilator_work/Vcva6_core_only_tb__10__Slow.cpp"
T 1166934 18482019 1620661719 838135509 1620661719 838135509 "verilator_work/Vcva6_core_only_tb__11.cpp"
T 1218691 18481994 1620661719 590135087 1620661719 590135087 "verilator_work/Vcva6_core_only_tb__11__Slow.cpp"
T 1186544 18482020 1620661719 850135530 1620661719 850135530 "verilator_work/Vcva6_core_only_tb__12.cpp"
T 519967 18481996 1620661719 594135094 1620661719 594135094 "verilator_work/Vcva6_core_only_tb__12__Slow.cpp"
T 2019293 18481821 1620661719 394134753 1620661719 394134753 "verilator_work/Vcva6_core_only_tb__1__Slow.cpp"
T 2132115 18482002 1620661719 670135224 1620661719 670135224 "verilator_work/Vcva6_core_only_tb__2.cpp"
T 1958831 18481834 1620661719 422134801 1620661719 422134801 "verilator_work/Vcva6_core_only_tb__2__Slow.cpp"
T 1700763 18482003 1620661719 690135257 1620661719 690135257 "verilator_work/Vcva6_core_only_tb__3.cpp"
T 1240007 18481932 1620661719 438134828 1620661719 438134828 "verilator_work/Vcva6_core_only_tb__3__Slow.cpp"
T 1074876 18482006 1620661719 706135285 1620661719 706135285 "verilator_work/Vcva6_core_only_tb__4.cpp"
T 1592251 18481937 1620661719 458134862 1620661719 458134862 "verilator_work/Vcva6_core_only_tb__4__Slow.cpp"
T 1270260 18482008 1620661719 726135319 1620661719 726135319 "verilator_work/Vcva6_core_only_tb__5.cpp"
T 1757520 18481947 1620661719 482134903 1620661719 482134903 "verilator_work/Vcva6_core_only_tb__5__Slow.cpp"
T 2075383 18482010 1620661719 750135360 1620661719 750135360 "verilator_work/Vcva6_core_only_tb__6.cpp"
T 1338298 18481985 1620661719 498134930 1620661719 498134930 "verilator_work/Vcva6_core_only_tb__6__Slow.cpp"
T 1528556 18482012 1620661719 770135394 1620661719 770135394 "verilator_work/Vcva6_core_only_tb__7.cpp"
T 1639766 18481986 1620661719 518134964 1620661719 518134964 "verilator_work/Vcva6_core_only_tb__7__Slow.cpp"
T 1345888 18482016 1620661719 786135421 1620661719 786135421 "verilator_work/Vcva6_core_only_tb__8.cpp"
T 1298011 18481988 1620661719 538134999 1620661719 538134999 "verilator_work/Vcva6_core_only_tb__8__Slow.cpp"
T 1268499 18482017 1620661719 806135455 1620661719 806135455 "verilator_work/Vcva6_core_only_tb__9.cpp"
T 1181473 18481990 1620661719 554135026 1620661719 554135026 "verilator_work/Vcva6_core_only_tb__9__Slow.cpp"
T 1798637 18481736 1620661719 370134712 1620661719 370134712 "verilator_work/Vcva6_core_only_tb__Slow.cpp"
T 1281 18481642 1620661719 290134575 1620661719 290134575 "verilator_work/Vcva6_core_only_tb__Syms.cpp"
T 1192 18481661 1620661719 290134575 1620661719 290134575 "verilator_work/Vcva6_core_only_tb__Syms.h"
T 245 18482085 1620661719 850135530 1620661719 850135530 "verilator_work/Vcva6_core_only_tb___024unit.cpp"
T 928 18482022 1620661719 850135530 1620661719 850135530 "verilator_work/Vcva6_core_only_tb___024unit.h"
T 824 18482024 1620661719 850135530 1620661719 850135530 "verilator_work/Vcva6_core_only_tb___024unit__Slow.cpp"
T 9672 18482153 1620661719 850135530 1620661719 850135530 "verilator_work/Vcva6_core_only_tb__ver.d"
T 0 0 1620661719 850135530 1620661719 850135530 "verilator_work/Vcva6_core_only_tb__verFiles.dat"
T 2503 18482150 1620661719 850135530 1620661719 850135530 "verilator_work/Vcva6_core_only_tb_classes.mk"

78
core/example_tb/verilator_work/Vcva6_core_only_tb_classes.mk
View file

@ -1,78 +0,0 @@
# Verilated -*- Makefile -*-
# DESCRIPTION: Verilator output: Make include file with class lists
#
# This file lists generated Verilated files, for including in higher level makefiles.
# See Vcva6_core_only_tb.mk for the caller.
### Switches...
# C11 constructs required? 0/1 (always on now)
VM_C11 = 1
# Coverage output mode? 0/1 (from --coverage)
VM_COVERAGE = 0
# Parallel builds? 0/1 (from --output-split)
VM_PARALLEL_BUILDS = 1
# Threaded output mode? 0/1/N threads (from --threads)
VM_THREADS = 0
# Tracing output mode? 0/1 (from --trace/--trace-fst)
VM_TRACE = 0
# Tracing output mode in FST format? 0/1 (from --trace-fst)
VM_TRACE_FST = 0
# Tracing threaded output mode? 0/1/N threads (from --trace-thread)
VM_TRACE_THREADS = 0
# Separate FST writer thread? 0/1 (from --trace-fst with --trace-thread > 0)
VM_TRACE_FST_WRITER_THREAD = 0
### Object file lists...
# Generated module classes, fast-path, compile with highest optimization
VM_CLASSES_FAST += \
Vcva6_core_only_tb \
Vcva6_core_only_tb__1 \
Vcva6_core_only_tb__2 \
Vcva6_core_only_tb__3 \
Vcva6_core_only_tb__4 \
Vcva6_core_only_tb__5 \
Vcva6_core_only_tb__6 \
Vcva6_core_only_tb__7 \
Vcva6_core_only_tb__8 \
Vcva6_core_only_tb__9 \
Vcva6_core_only_tb__10 \
Vcva6_core_only_tb__11 \
Vcva6_core_only_tb__12 \
Vcva6_core_only_tb___024unit \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1 \
# Generated module classes, non-fast-path, compile with low/medium optimization
VM_CLASSES_SLOW += \
Vcva6_core_only_tb__Slow \
Vcva6_core_only_tb__1__Slow \
Vcva6_core_only_tb__2__Slow \
Vcva6_core_only_tb__3__Slow \
Vcva6_core_only_tb__4__Slow \
Vcva6_core_only_tb__5__Slow \
Vcva6_core_only_tb__6__Slow \
Vcva6_core_only_tb__7__Slow \
Vcva6_core_only_tb__8__Slow \
Vcva6_core_only_tb__9__Slow \
Vcva6_core_only_tb__10__Slow \
Vcva6_core_only_tb__11__Slow \
Vcva6_core_only_tb__12__Slow \
Vcva6_core_only_tb___024unit__Slow \
Vcva6_core_only_tb_AXI_BUS__A40_AB40_AC5_AD1__Slow \
# Generated support classes, fast-path, compile with highest optimization
VM_SUPPORT_FAST += \
# Generated support classes, non-fast-path, compile with low/medium optimization
VM_SUPPORT_SLOW += \
Vcva6_core_only_tb__Syms \
# Global classes, need linked once per executable, fast-path, compile with highest optimization
VM_GLOBAL_FAST += \
verilated \
verilated_vpi \
# Global classes, need linked once per executable, non-fast-path, compile with low/medium optimization
VM_GLOBAL_SLOW += \
# Verilated -*- Makefile -*-

9
core/example_tb/verilator_work/cva6_tb_verilator.d
View file

@ -1,9 +0,0 @@
cva6_tb_verilator.o: \
/home/mike/GitHubRepos/openhwgroup/cva6/cva6_reorg/core/example_tb//cva6_tb_verilator.cpp \
/usr/local/share/verilator/include/vltstd/svdpi.h Vcva6_core_only_tb.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
/usr/local/share/verilator/include/verilated_vcd_c.h \
/usr/local/share/verilator/include/verilated_trace.h \
/usr/local/share/verilator/include/verilated.h

8
core/example_tb/verilator_work/verilated.d
View file

@ -1,8 +0,0 @@
verilated.o: /usr/local/share/verilator/include/verilated.cpp \
/usr/local/share/verilator/include/verilatedos.h \
/usr/local/share/verilator/include/verilated_imp.h \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated_syms.h \
/usr/local/share/verilator/include/verilated_sym_props.h \
/usr/local/share/verilator/include/verilated_config.h

9
core/example_tb/verilator_work/verilated_vpi.d
View file

@ -1,9 +0,0 @@
verilated_vpi.o: /usr/local/share/verilator/include/verilated_vpi.cpp \
/usr/local/share/verilator/include/verilated.h \
/usr/local/share/verilator/include/verilatedos.h \
/usr/local/share/verilator/include/verilated_vpi.h \
/usr/local/share/verilator/include/verilated_syms.h \
/usr/local/share/verilator/include/verilated_heavy.h \
/usr/local/share/verilator/include/verilated_sym_props.h \
/usr/local/share/verilator/include/vltstd/vpi_user.h \
/usr/local/share/verilator/include/verilated_imp.h