mirror of
https://github.com/openhwgroup/cva6.git
synced 2025-04-22 21:27:10 -04:00
📝 Update README
This commit is contained in:
parent
28e3f17e07
commit
df946cef30
2 changed files with 8 additions and 6 deletions
10
README.md
10
README.md
|
@ -8,16 +8,13 @@
|
|||
For detailed documentation refer to the [online documentation](http://www.be4web.net/ariane/) (Login: `zarubaf` Password: `zaruba`).
|
||||
|
||||
## Getting Started
|
||||
Go and get the [RISC-V tools](https://github.com/riscv/riscv-tools).
|
||||
|
||||
Checkout the repository and initialize all submodules
|
||||
```
|
||||
git checkout git@iis-git.ee.ethz.ch:floce/ariane.git
|
||||
git submodule update --init --recursive
|
||||
```
|
||||
Build the RISC-V front-end server (fesvr) which contains utility functions to read and load ELF files.
|
||||
```
|
||||
make build-fesvr
|
||||
```
|
||||
|
||||
Build Ariane by using the Makefile:
|
||||
```
|
||||
|
@ -28,6 +25,11 @@ Start the simulation using Modelsim:
|
|||
```
|
||||
make sim
|
||||
```
|
||||
To specify the test to run use (e.g.: you want to run `rv64ui-p-sraw` inside the riscv-tests isa folder:
|
||||
```
|
||||
make sim riscv-test=rv64ui-p-sraw
|
||||
```
|
||||
If you call `simc` instead of `sim` it will run without the GUI.
|
||||
|
||||
Or start any of the unit tests by:
|
||||
```
|
||||
|
|
|
@ -49,7 +49,7 @@ module pcgen (
|
|||
assign fetch_address_o = npc_q;
|
||||
|
||||
btb #(
|
||||
.NR_ENTRIES(4096),
|
||||
.NR_ENTRIES(64),
|
||||
.BITS_SATURATION_COUNTER(2)
|
||||
)
|
||||
btb_i
|
||||
|
@ -147,4 +147,4 @@ module pcgen (
|
|||
end
|
||||
end
|
||||
|
||||
endmodule
|
||||
endmodule
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue