mirror of
https://github.com/openhwgroup/cva6.git
synced 2025-04-24 06:07:19 -04:00
WIP: Remove timing loop
This commit is contained in:
parent
53e674aeb3
commit
e2424c1cc2
1 changed files with 4 additions and 6 deletions
|
@ -467,12 +467,10 @@ module csr_regfile #(
|
|||
csr_read = 1'b0;
|
||||
end
|
||||
endcase
|
||||
// if we are retiring an exception do not modify anything
|
||||
// if we are retiring an exception do not return from exception
|
||||
if (ex_i.valid) begin
|
||||
mret = 1'b0;
|
||||
sret = 1'b0;
|
||||
csr_we = 1'b0;
|
||||
csr_read = 1'b0;
|
||||
mret = 1'b0;
|
||||
sret = 1'b0;
|
||||
end
|
||||
// ------------------------------
|
||||
// Debug Multiplexer (Priority)
|
||||
|
@ -679,7 +677,7 @@ module csr_regfile #(
|
|||
// check that eret and ex are never valid together
|
||||
assert property (
|
||||
@(posedge clk_i) !(eret_o && ex_i.valid))
|
||||
else $warning("eret and exception should never be valid at the same time");
|
||||
else begin $error("eret and exception should never be valid at the same time"); $stop(); end
|
||||
`endif
|
||||
`endif
|
||||
endmodule
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue