github-mirrors/cva6
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva6.git synced 2025-04-20 04:07:36 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

Bring in CV32A60X ISA from the cv32a60x branch

Browse source
This commit is contained in:
mike 2025-04-05 23:01:53 -04:00
parent 7b3054156e
commit f539967ec9
2 changed files with 11 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

2
.gitignore vendored
View file

@ -1,3 +1,5 @@
*.swp
*.swo
site/*
*.ucdb
covhtmlreport/*

11
docs/07_cv32a60x/index.rst
View file

@ -1,8 +1,15 @@
CV32A60X documentation
======================
CV32A60X ISA
============
.. toctree::
:maxdepth: 1
..
riscv/unpriv.rst
riscv/priv.rst
Below are links to RISC-V ISA documents tailored for OpenHW Group CV32A60X.
Only those CSRs and Instruction Sets that are supported by the CV32A60X are documented here.
| `Unprivileged RISC-V ISA <https://cva6-cv32a60x.readthedocs.io/en/latest/07_cv32a60x/riscv/unpriv.html>`_
| `Privileged RISC-V ISA <https://cva6-cv32a60x.readthedocs.io/en/latest/07_cv32a60x/riscv/priv.html>`_