github-mirrors/cva6
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva6.git synced 2025-04-19 03:44:46 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 1
cva6/core/frontend
History
Exact
Riccardo Tedeschi aae9b2eb66
Some checks are pending
bender-up-to-date / bender-up-to-date (push) Waiting to run
Details
ci / build-riscv-tests (push) Waiting to run
Details
ci / execute-riscv64-tests (push) Blocked by required conditions
Details
ci / execute-riscv32-tests (push) Blocked by required conditions
Details
bp: add BHT with private history (#2793) 
This PR adds a new two-level BHT predictor with private history. The new BPType parameters allow choosing between the original BHT and the new one.

Co-authored-by: Gianmarco Ottavi <ottavig91@gmail.com>
2025-03-06 09:45:45 +01:00
..
bht.sv Altera opt 2 (#2602) 2024-11-21 23:36:18 +01:00
bht2lvl.sv bp: add BHT with private history (#2793) 2025-03-06 09:45:45 +01:00
btb.sv Fixed btb for FPGA targets (#2521) 2024-10-02 23:31:40 +02:00
frontend.sv bp: add BHT with private history (#2793) 2025-03-06 09:45:45 +01:00
instr_queue.sv remove ifndef VERILATOR (#2686) 2025-01-08 09:08:44 +01:00
instr_scan.sv doc: fix description of signals in instr_scan.sv (#2752) 2025-01-31 05:44:24 +01:00
ras.sv Parametrization step 3 part 2 (#1939) 2024-03-18 12:06:55 +01:00