mirror of
https://github.com/openhwgroup/cva6.git
synced 2025-06-27 17:00:57 -04:00
46 lines
1.5 KiB
Text
46 lines
1.5 KiB
Text
////
|
|
Copyright 2024 Thales DIS France SAS
|
|
Licensed under the Solderpad Hardware License, Version 2.1 (the "License");
|
|
you may not use this file except in compliance with the License.
|
|
SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1
|
|
You may obtain a copy of the License at https://solderpad.org/licenses/
|
|
|
|
Original Author: Jean-Roch COULON - Thales
|
|
////
|
|
|
|
[[_CVA6_cva6_ports]]
|
|
|
|
.*cva6 module* IO ports
|
|
|===
|
|
|Signal | IO | Description | connexion | Type
|
|
|
|
|`clk_i` | in | Subsystem Clock | SUBSYSTEM | logic
|
|
|
|
|`rst_ni` | in | Asynchronous reset active low | SUBSYSTEM | logic
|
|
|
|
|`boot_addr_i` | in | Reset boot address | SUBSYSTEM | logic[CVA6Cfg.VLEN-1:0]
|
|
|
|
|`hart_id_i` | in | Hard ID reflected as CSR | SUBSYSTEM | logic[CVA6Cfg.XLEN-1:0]
|
|
|
|
|`irq_i` | in | Level sensitive (async) interrupts | SUBSYSTEM | logic[1:0]
|
|
|
|
|`ipi_i` | in | Inter-processor (async) interrupt | SUBSYSTEM | logic
|
|
|
|
|`time_irq_i` | in | Timer (async) interrupt | SUBSYSTEM | logic
|
|
|
|
|`cvxif_req_o` | out | CVXIF request | SUBSYSTEM | cvxif_req_t
|
|
|
|
|`cvxif_resp_i` | in | CVXIF response | SUBSYSTEM | cvxif_resp_t
|
|
|
|
|`noc_req_o` | out | noc request, can be AXI or OpenPiton | SUBSYSTEM | noc_req_t
|
|
|
|
|`noc_resp_i` | in | noc response, can be AXI or OpenPiton | SUBSYSTEM | noc_resp_t
|
|
|
|
|===
|
|
Due to cv32a65x configuration, some ports are tied to a static value. These ports do not appear in the above table, they are listed below
|
|
|
|
As DebugEn = False,::
|
|
* `debug_req_i` input is tied to 0
|
|
As IsRVFI = 0,::
|
|
* `rvfi_probes_o` output is tied to 0
|
|
|