mirror of
https://github.com/openhwgroup/cva6.git
synced 2025-06-27 17:00:57 -04:00
34 lines
1 KiB
Text
34 lines
1 KiB
Text
////
|
|
Copyright 2024 Thales DIS France SAS
|
|
Licensed under the Solderpad Hardware License, Version 2.1 (the "License");
|
|
you may not use this file except in compliance with the License.
|
|
SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1
|
|
You may obtain a copy of the License at https://solderpad.org/licenses/
|
|
|
|
Original Author: Jean-Roch COULON - Thales
|
|
////
|
|
|
|
[[_CVA6_ras_ports]]
|
|
|
|
.*ras module* IO ports
|
|
|===
|
|
|Signal | IO | Description | connexion | Type
|
|
|
|
|`clk_i` | in | Subsystem Clock | SUBSYSTEM | logic
|
|
|
|
|`rst_ni` | in | Asynchronous reset active low | SUBSYSTEM | logic
|
|
|
|
|`push_i` | in | Push address in RAS | FRONTEND | logic
|
|
|
|
|`pop_i` | in | Pop address from RAS | FRONTEND | logic
|
|
|
|
|`data_i` | in | Data to be pushed | FRONTEND | logic[CVA6Cfg.VLEN-1:0]
|
|
|
|
|`data_o` | out | Popped data | FRONTEND | ras_t
|
|
|
|
|===
|
|
Due to cv32a65x configuration, some ports are tied to a static value. These ports do not appear in the above table, they are listed below
|
|
|
|
For any HW configuration,::
|
|
* `flush_bp_i` input is tied to 0
|
|
|