mirror of
https://github.com/openhwgroup/cva6.git
synced 2025-04-24 22:27:10 -04:00
.. | ||
corev-dv | ||
dpi_dasm | ||
mem_region_gen | ||
sim_libs | ||
uvm_agents | ||
uvm_libs | ||
README.md |
LIB: Library of reusable verification components
Verification Components for the CORE-V verification environments. Examples include UVM Agents for various physical interfaces, memory models, virtual peripherals, etc.
uvm_agents
Home of UVM Agents
uvm_libs
All other UVM verification components
sim_libs
Non-UVM verification components
corev-dv
corev-dv is the general name for the customization layer of SystemVerilog developed by OpenHW contributors to
customize and enhance the Google RISCV-DV generator https://github.com/google/riscv-dv
This directory contains general corev-dv code shared by all OpenHW core. Each core includes its own corev-dv directory in its env/ directory containing core-specific customziations.