github-mirrors/cva6
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva6.git synced 2025-04-24 22:27:10 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 3
cva6/cv32e40s
History
Mike Thompson e4bb1ac2a4 Fix copyright year
2023-03-29 13:33:59 -04:00
..
bsp README cleanup 2021-12-02 08:49:26 -05:00
docs/VerifPlans copy from 40x, step 2 2022-02-24 12:35:25 +01:00
env copy from 40x, step 2 2022-02-24 12:35:25 +01:00
regress Merge branch 'cv32e40s/release' into cv32e40s/merge_rel_to_dev_6 2022-02-13 02:07:24 -06:00
sim copy from 40x, step 2 2022-02-24 12:35:25 +01:00
tb [skip ci] Fix curly braces 2022-06-14 13:31:34 -04:00
tests Fix copyright year 2023-03-29 13:33:59 -04:00
vendor_lib cv32e40s: copy remaining parts from 40x, except 'tests/programs' 2022-01-19 15:52:28 +01:00
README.md cv32e40s: copy '.md' files from 40x 2022-01-19 12:10:18 +01:00

README.md

CV32E40S: Verification Environment for the CV32E40S CORE-V processor core.

Directories:

  • bsp: the "board support package" for test-programs compiled/assembled/linked for the CV32E40S. This BSP is used by both the core testbench and the uvmt UVM verification environment.
  • env: the UVM environment class and its associated infrastrucutre.
  • sim: directory where you run the simulations.
  • tb: the Testbench module that instanitates the core.
  • tests: this is where all the testcases are.

There are README files in each directory with additional information.