github-mirrors/cve2
1
0
Fork 0
mirror of https://github.com/openhwgroup/cve2.git synced 2025-04-20 12:08:05 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Add rvfi_interface binded to the cve2_core

Browse source
This commit is contained in:
Mario 2024-05-23 10:35:54 +00:00
parent a502dd5d96
commit 07a55ced92
No known key found for this signature in database
GPG key ID: 69141F61EE16DC9D
2 changed files with 27 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

26
rtl/cve2_core.sv
View file

@ -920,6 +920,32 @@ module cve2_core import cve2_pkg::*; #(
assign rvfi_mem_rdata = rvfi_stage_mem_rdata[RVFI_STAGES-1];
assign rvfi_mem_wdata = rvfi_stage_mem_wdata[RVFI_STAGES-1];
assign rvfi_instr_if.rvfi_valid = rvfi_stage_valid [RVFI_STAGES-1];
assign rvfi_instr_if.rvfi_order = rvfi_stage_order [RVFI_STAGES-1];
assign rvfi_instr_if.rvfi_insn = rvfi_stage_insn [RVFI_STAGES-1];
assign rvfi_instr_if.rvfi_trap = rvfi_stage_trap [RVFI_STAGES-1];
assign rvfi_instr_if.rvfi_halt = rvfi_stage_halt [RVFI_STAGES-1];
assign rvfi_instr_if.rvfi_dbg = rvfi_ext_stage_debug_req [RVFI_STAGES-1];
assign rvfi_instr_if.rvfi_dbg_mode = rvfi_ext_stage_debug_req [RVFI_STAGES-1];
assign rvfi_instr_if.rvfi_intr = rvfi_stage_intr [RVFI_STAGES-1];
assign rvfi_instr_if.rvfi_mode = rvfi_stage_mode [RVFI_STAGES-1];
assign rvfi_instr_if.rvfi_ixl = rvfi_stage_ixl [RVFI_STAGES-1];
assign rvfi_instr_if.rvfi_rs1_addr = rvfi_stage_rs1_addr [RVFI_STAGES-1];
assign rvfi_instr_if.rvfi_rs2_addr = rvfi_stage_rs2_addr [RVFI_STAGES-1];
assign rvfi_instr_if.rvfi_rs3_addr = rvfi_stage_rs3_addr [RVFI_STAGES-1];
assign rvfi_instr_if.rvfi_rs1_rdata = rvfi_stage_rs1_rdata[RVFI_STAGES-1];
assign rvfi_instr_if.rvfi_rs2_rdata = rvfi_stage_rs2_rdata[RVFI_STAGES-1];
assign rvfi_instr_if.rvfi_rs3_rdata = rvfi_stage_rs3_rdata[RVFI_STAGES-1];
assign rvfi_instr_if.rvfi_rd1_addr = rvfi_stage_rd_addr [RVFI_STAGES-1];
assign rvfi_instr_if.rvfi_rd1_wdata = rvfi_stage_rd_wdata [RVFI_STAGES-1];
assign rvfi_instr_if.rvfi_pc_rdata = rvfi_stage_pc_rdata [RVFI_STAGES-1];
assign rvfi_instr_if.rvfi_pc_wdata = rvfi_stage_pc_wdata [RVFI_STAGES-1];
assign rvfi_instr_if.rvfi_mem_addr = rvfi_stage_mem_addr [RVFI_STAGES-1];
assign rvfi_instr_if.rvfi_mem_rmask = rvfi_stage_mem_rmask[RVFI_STAGES-1];
assign rvfi_instr_if.rvfi_mem_wmask = rvfi_stage_mem_wmask[RVFI_STAGES-1];
assign rvfi_instr_if.rvfi_mem_rdata = rvfi_stage_mem_rdata[RVFI_STAGES-1];
assign rvfi_instr_if.rvfi_mem_wdata = rvfi_stage_mem_wdata[RVFI_STAGES-1];
assign rvfi_rd_addr_wb = rf_waddr_wb;
assign rvfi_rd_wdata_wb = rf_we_wb ? rf_wdata_wb : rf_wdata_lsu;
assign rvfi_rd_we_wb = rf_we_wb | rf_we_lsu;

2
rtl/cve2_cs_registers.sv
View file

@ -1531,7 +1531,7 @@ import cve2_pkg::*;
`RVFI_CONNECT( CSR_MSTATUS, mstatus , mstatus_extended_read , mstatus_extended_write , , || mstatus_en)
`RVFI_CONNECT( CSR_MIE, mie , mie_extended_read , mie_extended_write , , || mie_en )
`RVFI_CONNECT( CSR_MIP, mip , mip_extended_read , mip_extended_read , , )
`RVFI_CONNECT( CSR_MISA, misa , MISA_VALUE , csr_wdata_int , , )
`RVFI_CONNECT( CSR_MISA, misa , MISA_VALUE , MISA_VALUE , , )
`RVFI_CONNECT( CSR_MTVEC, mtvec , mtvec_q , mtvec_d , , || mtvec_en )
`RVFI_CONNECT( CSR_MEPC, mepc , mepc_q , mepc_d , , || mepc_en )
`RVFI_CONNECT( CSR_MCAUSE, mcause , mcause_extended_read , mcause_extended_write , , || mcause_en )