mirror of
https://github.com/openhwgroup/cve2.git
synced 2025-04-22 13:07:46 -04:00
[doc] Add examples info to README
This commit is contained in:
parent
0a8b4a4f61
commit
094451a948
1 changed files with 11 additions and 0 deletions
11
README.md
11
README.md
|
@ -56,6 +56,17 @@ The Ibex user manual can be
|
|||
[read online at ReadTheDocs](https://ibex-core.readthedocs.io/en/latest/). It is also contained in
|
||||
the `doc` folder of this repository.
|
||||
|
||||
## Examples
|
||||
|
||||
The Ibex repository includes [Simple System](examples/simple_system/README.md).
|
||||
This is an intentionally simple integration of Ibex with a basic system that targets simulation.
|
||||
It is intended to provide an easy way to get bare metal binaries running on Ibex in simulation.
|
||||
|
||||
A more complete example can be found in the [Ibex Super System repository](https://github.com/GregAC/ibex_super_system).
|
||||
In particular it includes a integration of the [PULP RISC-V debug module](https://github.com/pulp-platform/riscv-dbg).
|
||||
It targets the [Arty A7 FPGA board from Digilent](https://digilent.com/shop/arty-a7-artix-7-fpga-development-board/) and supports debugging via OpenOCD and GDB over USB (no external JTAG probe required).
|
||||
The Ibex Super System is written by lowRISC but is not an official part of Ibex, nor officially supported by lowRISC.
|
||||
|
||||
## Contributing
|
||||
|
||||
We highly appreciate community contributions. To ease our work of reviewing your contributions,
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue