github-mirrors/cve2
1
0
Fork 0
mirror of https://github.com/openhwgroup/cve2.git synced 2025-04-22 21:17:59 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

[doc] Update FPGA Synthesis Paragraph in Intro

Browse source 
Clarify FPGA register file situation in introduction.

Signed-off-by: ganoam <gnoam@live.com>
This commit is contained in:
ganoam 2020-07-29 17:06:12 +02:00 • committed by Pirmin Vogel
parent 120fbcb2ae
commit 53aff0aa18
1 changed files with 4 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

6
doc/introduction.rst
View file

@ -78,8 +78,10 @@ The core occupies an area of roughly 18.9 kGE when using the latch-based registe
FPGA Synthesis
--------------
FPGA synthesis is supported for Ibex when the flip-flop based register file is used.
Since latches are not well supported on FPGAs, it is crucial to select the flip-flop based register file.
FPGA Synthesis is supported for Ibex.
The FPGA-optimized register file implementation should be used.
The flip-flop based register file is also compatible with FPGA synthesis, however it may result in significantly higher resource utilization.
Since latches are not well supported on FPGAs, the latch-based register file should not be used.
Contents
--------