github-mirrors/cve2
1
0
Fork 0
mirror of https://github.com/openhwgroup/cve2.git synced 2025-04-23 05:27:30 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Silence unique warnings by either adding defaults or removing unique

Browse source 
where unnecessary
This commit is contained in:
Andreas Traber 2016-04-11 16:09:26 +02:00
parent e899af4395
commit 9278b0ebd0
2 changed files with 5 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

2
cs_registers.sv
View file

@ -237,6 +237,8 @@ module riscv_cs_registers
csr_wdata_int = csr_wdata_i;
csr_we_int = 1'b0;
end
default:;
endcase
end

6
id_stage.sv
View file

@ -436,7 +436,7 @@ module riscv_id_stage
// hwloop target mux
always_comb
begin
unique case (hwloop_target_mux_sel)
case (hwloop_target_mux_sel)
1'b0: hwloop_target = pc_id_i + {imm_iz_type[30:0], 1'b0};
1'b1: hwloop_target = pc_id_i + {imm_z_type[30:0], 1'b0};
endcase
@ -445,7 +445,7 @@ module riscv_id_stage
// hwloop start mux
always_comb
begin
unique case (hwloop_start_mux_sel)
case (hwloop_start_mux_sel)
1'b0: hwloop_start_int = hwloop_target; // for PC + I imm
1'b1: hwloop_start_int = pc_if_i; // for next PC
endcase
@ -455,7 +455,7 @@ module riscv_id_stage
// hwloop cnt mux
always_comb
begin : hwloop_cnt_mux
unique case (hwloop_cnt_mux_sel)
case (hwloop_cnt_mux_sel)
1'b0: hwloop_cnt_int = imm_iz_type;
1'b1: hwloop_cnt_int = operand_a_fw_id;
endcase;