github-mirrors/cve2
1
0
Fork 0
mirror of https://github.com/openhwgroup/cve2.git synced 2025-04-22 13:07:46 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Update google_riscv-dv to google/riscv-dv@3da32bb

Browse source 
Update code from upstream repository https://github.com/google/riscv-
dv to revision 3da32bbf6080d3bf252a7f71c5e3a32ea4924e49

* fix location of custom CSR setup (google/riscv-dv#747) (udinator)

Signed-off-by: Udi Jonnalagadda <udij@google.com>
This commit is contained in:
Udi Jonnalagadda 2020-11-09 17:15:35 -08:00 • committed by udinator
parent 62405f931f
commit c10a050526
2 changed files with 3 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

2
vendor/google_riscv-dv.lock.hjson vendored
View file

@ -9,6 +9,6 @@
upstream:
{
url: https://github.com/google/riscv-dv
rev: 3467c3777cb428b2e30b30b7f895a8fd73873d4f
rev: 3da32bbf6080d3bf252a7f71c5e3a32ea4924e49
}
}

4
vendor/google_riscv-dv/src/riscv_asm_program_gen.sv vendored
View file

@ -751,10 +751,10 @@ class riscv_asm_program_gen extends uvm_object;
end
// Setup mepc register, jump to init entry
setup_epc(hart);
// Setup initial privilege mode
gen_privileged_mode_switch_routine(hart);
// Initialization of any implementation-specific custom CSRs
setup_custom_csrs(hart);
// Setup initial privilege mode
gen_privileged_mode_switch_routine(hart);
endfunction
virtual function void gen_privileged_mode_switch_routine(int hart);