github-mirrors/cve2
1
0
Fork 0
mirror of https://github.com/openhwgroup/cve2.git synced 2025-06-28 09:39:26 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Change cve2_pkg import on cs_registers

Browse source
This commit is contained in:
Mario 2024-02-26 11:57:43 +00:00
parent 6b81da3653
commit ed08230f73
No known key found for this signature in database
GPG key ID: 69141F61EE16DC9D
1 changed files with 2 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

3
rtl/cve2_cs_registers.sv
View file

@ -12,7 +12,6 @@
`include "prim_assert.sv" `include "prim_assert.sv"
import cve2_pkg::*;
module cve2_cs_registers #( module cve2_cs_registers #(
parameter bit DbgTriggerEn = 0, parameter bit DbgTriggerEn = 0,
parameter int unsigned DbgHwBreakNum = 1, parameter int unsigned DbgHwBreakNum = 1,
@ -25,6 +24,7 @@ module cve2_cs_registers #(
parameter cve2_pkg::rv32m_e RV32M = cve2_pkg::RV32MFast, parameter cve2_pkg::rv32m_e RV32M = cve2_pkg::RV32MFast,
parameter cve2_pkg::rv32b_e RV32B = cve2_pkg::RV32BNone parameter cve2_pkg::rv32b_e RV32B = cve2_pkg::RV32BNone
) ( ) (
// Clock and Reset // Clock and Reset
input logic clk_i, input logic clk_i,
input logic rst_ni, input logic rst_ni,
@ -104,6 +104,7 @@ module cve2_cs_registers #(
input logic div_wait_i // core waiting for divide input logic div_wait_i // core waiting for divide
); );
import cve2_pkg::*;
localparam int unsigned RV32BEnabled = (RV32B == RV32BNone) ? 0 : 1; localparam int unsigned RV32BEnabled = (RV32B == RV32BNone) ? 0 : 1;
localparam int unsigned RV32MEnabled = (RV32M == RV32MNone) ? 0 : 1; localparam int unsigned RV32MEnabled = (RV32M == RV32MNone) ? 0 : 1;